projects / coreboot.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Add support for Intel Sandybridge CPU
[coreboot.git] / src / cpu / intel / socket_FC_PGA370 /
2011-10-28 Patrick GeorgiGet rid of the old romstage-as-bootblock ROM layout tree | commitdiff
2010-10-15 Uwe HermannDrop unused DCACHE_RAM_BASE from intel/car/cache_as_ram... tree | commitdiff
2010-09-30 Patrick GeorgiRename build system variables to be more intuitive... tree | commitdiff
2010-08-30 Stefan ReinauerWe call this cache as ram everywhere, so let's call... tree | commitdiff
2010-08-03 Stefan ReinauerDrop the USE_PRINTK_IN_CAR option. It's a bogus decisio... tree | commitdiff
2010-06-21 Joseph SmithThis patch adds support for the Intel D810E2CB (i810e... tree | commitdiff
2010-06-21 Joseph SmithCreate new socket for FCPGA370 and PGA370 CPU's for... tree | commitdiff
my coreboot WIP stuff (asus m5a99x-evo board)