Eric Biederman [Wed, 10 Nov 2004 18:31:31 +0000 (18:31 +0000)]
- Remove e7501 root_complex
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1773
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Wed, 10 Nov 2004 15:12:48 +0000 (15:12 +0000)]
adl855pc support
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1772
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Tue, 9 Nov 2004 08:59:23 +0000 (08:59 +0000)]
- Clean up the CPP output a little bit
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1771
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Tue, 9 Nov 2004 00:35:39 +0000 (00:35 +0000)]
- Fix silly thinkos in that caused parsing problems in romcc.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1770
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Tue, 9 Nov 2004 00:05:42 +0000 (00:05 +0000)]
- Fix minor glitch in romcc where it would not return from a header file
if it had a preprocessor directive on the last line.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1769
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Mon, 8 Nov 2004 21:16:16 +0000 (21:16 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1768
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Mon, 8 Nov 2004 09:31:09 +0000 (09:31 +0000)]
- Romcc preprocessor bug fixes, (The code size went down about 350 lines.. :)
- Preprocessor constant expression evaluation is no long a special case so
unsigned long values can not be used.
- Undefined macros are not converted to 0. But a big warning is printed.
- Garbage at the of an #include directive is now done in tokens instead of
in characters.
This allows comments after an #include directive.
- Repaired a previously unnoticed regression in constant expression
evaluation. Logical expressions can now be evaluated again.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1767
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 5 Nov 2004 23:19:46 +0000 (23:19 +0000)]
add compiler from crosstool, too
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1766
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Fri, 5 Nov 2004 22:14:33 +0000 (22:14 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1765
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Fri, 5 Nov 2004 22:03:37 +0000 (22:03 +0000)]
CONFIG_CHIP_NAME to control config chip.h without .name
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1764
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 19:55:46 +0000 (19:55 +0000)]
- How did I forget to cvs add this?
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1763
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 19:55:06 +0000 (19:55 +0000)]
- First pass at getting the powerpc ports to compile
The static device tree is not built properly at all yet, but at least we get through it.
FIXME (What is the proper way to handle add in boards?)
- Add generic div64 support and ppc div64 support
- Fix abuild so it properly generates the CC line when cross compiling.
- Add one more possible ppc cross compiler target
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1762
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Fri, 5 Nov 2004 18:09:46 +0000 (18:09 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1761
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 5 Nov 2004 14:06:24 +0000 (14:06 +0000)]
remove nasty workaround, include echo in function again :)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1760
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 5 Nov 2004 11:57:00 +0000 (11:57 +0000)]
add debug function
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1759
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 5 Nov 2004 11:47:41 +0000 (11:47 +0000)]
...
add option so it's possible to ignore broken builds
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1758
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 11:41:26 +0000 (11:41 +0000)]
- Add another possible powerpc cross compiler prefix
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1757
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 11:24:57 +0000 (11:24 +0000)]
- More fixes...
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1756
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 10:48:04 +0000 (10:48 +0000)]
- Ensure every copy of Options.lb uses:
CROSS_COMPILE
CC
HOSTCC
OBJCOPY
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1755
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 09:03:47 +0000 (09:03 +0000)]
- Ensure the all target is the first commands in the makefile....
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1754
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 08:57:09 +0000 (08:57 +0000)]
- Put the rule for the Makefile at the bottom of the makefile!
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1753
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 08:50:54 +0000 (08:50 +0000)]
- In the makefile header get the name of the Makefile correct
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1752
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 08:21:05 +0000 (08:21 +0000)]
- Massage the code to generate the top level Makefile so the
generated Makefile has correct dependencies and is somewhat complete.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1751
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 07:26:56 +0000 (07:26 +0000)]
- Modify all of the Opteron motherboards to have a separate logical
chip for the amdk8/root_complex
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1750
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 5 Nov 2004 07:04:54 +0000 (07:04 +0000)]
- Add a new chip northbridge/amd/amdk8/root_complex
- Moving the functionality around in northbridge/amd/amdk8/northbridge.c
to put the pci_domain and the apic bus on the root_complex.
Everything else remains with the individual northbridges.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1749
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Fri, 5 Nov 2004 03:44:01 +0000 (03:44 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1748
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 5 Nov 2004 00:26:31 +0000 (00:26 +0000)]
stepan goes to bed now.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1747
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 5 Nov 2004 00:25:19 +0000 (00:25 +0000)]
- some steps towards cross compile
- add option to force rebuilds even if they were previously ok
- add option to build on target only
- play around
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1746
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Li-Ta Lo [Thu, 4 Nov 2004 23:42:54 +0000 (23:42 +0000)]
reformat
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1745
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 4 Nov 2004 22:36:18 +0000 (22:36 +0000)]
debug device added
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1744
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Li-Ta Lo [Thu, 4 Nov 2004 21:48:39 +0000 (21:48 +0000)]
we decide not to enable BM DAM form them
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1743
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 4 Nov 2004 21:00:13 +0000 (21:00 +0000)]
SI Class code check
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1742
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Li-Ta Lo [Thu, 4 Nov 2004 20:31:04 +0000 (20:31 +0000)]
removed #if 0 #endif code
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1741
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Li-Ta Lo [Thu, 4 Nov 2004 18:36:06 +0000 (18:36 +0000)]
tell people that the segment descriptors are different for ROMCC and
GCC code.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1740
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Li-Ta Lo [Thu, 4 Nov 2004 18:33:33 +0000 (18:33 +0000)]
removed the comment in the very beginning of hardwaremain(). I don't
think it is relevant now.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1739
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Thu, 4 Nov 2004 11:09:12 +0000 (11:09 +0000)]
Add Options.lb to various motherboard ports
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1738
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Thu, 4 Nov 2004 11:04:33 +0000 (11:04 +0000)]
- Update abuild.sh so it will rebuild successfull builds
- Move pci_set_method out of hardwaremain.c
- Re-add debugging name field but only include the CONFIG_CHIP_NAME is
enabled. All instances are now wrapped in CHIP_NAME
- Many minor cleanups so most ports build.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1737
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Wed, 3 Nov 2004 00:47:40 +0000 (00:47 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1736
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 3 Nov 2004 00:10:15 +0000 (00:10 +0000)]
This hurts more than it helps. byebye
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1735
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 2 Nov 2004 20:33:12 +0000 (20:33 +0000)]
get qemu-i386 target building again
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1734
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 2 Nov 2004 20:29:30 +0000 (20:29 +0000)]
update to new structure
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1733
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Tue, 2 Nov 2004 18:05:22 +0000 (18:05 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1732
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Tue, 2 Nov 2004 17:46:43 +0000 (17:46 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1731
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Tue, 2 Nov 2004 02:34:28 +0000 (02:34 +0000)]
Tyan update for ROM_IMAGE_SIZE > 64K
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1730
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Sun, 31 Oct 2004 23:03:10 +0000 (23:03 +0000)]
fix solo
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1729
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 30 Oct 2004 22:59:35 +0000 (22:59 +0000)]
- Update console.c to have non-inline versions of functions
- Add exception.c
Sorry for not including these ealier.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1728
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 30 Oct 2004 08:05:41 +0000 (08:05 +0000)]
- To reduce confuse rename the parts of linuxbios bios that run from
ram linuxbios_ram instead of linuxbios_c and linuxbios_payload...
- Reordered the linker sections so the LinuxBIOS fallback image can take more the 64KiB on x86
- ROM_IMAGE_SIZE now will work when it is specified as larger than 64KiB.
- Tweaked the reset16.inc and reset16.lds to move the sanity check to see if everything will work.
- Start using romcc's built in preprocessor (This will simplify header compiler checks)
- Add helper functions for examining all of the resources
- Remove debug strings from chip.h
- Add llshell to src/arch/i386/llshell (Sometime later I can try it...)
- Add the ability to catch exceptions on x86
- Add gdb_stub support to x86
- Removed old cpu options
- Added an option so we can detect movnti support
- Remove some duplicate definitions from pci_ids.h
- Remove the 64bit resource code in amdk8/northbridge.c in preparation for making it generic
- Minor romcc bug fixes
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1727
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Mark Wilkinson [Fri, 29 Oct 2004 16:16:43 +0000 (16:16 +0000)]
Changes to allow Via/Epia code to be compiled after recent code changes.
New Files :-
src/cpu/via/model_centaur/Config.lb
src/cpu/via/model_centaur/model_centaur_init.c
Updated Files :-
src/arch/i386/include/arch/smp/mpspec.h
- make write_smp_table a define for non smp systems
src/cpu/x86/lapic/lapic_cpu_init.c
- change possible typo
src/mainboard/via/epia/Config.lb
src/mainboard/via/epia/Options.lb
src/mainboard/via/epia/auto.c
src/mainboard/via/epia/chip.h
src/mainboard/via/epia/failover.c
- updated after recent code changes
src/northbridge/via/vt8601/chip.h
src/northbridge/via/vt8601/northbridge.c
src/northbridge/via/vt8601/raminit.c
- corrections after recent code changes to allow compiling
src/southbridge/via/vt8231/chip.h
src/southbridge/via/vt8231/vt8231.c
- initial pass to allow compiling after recent code changes.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1726
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 28 Oct 2004 18:44:38 +0000 (18:44 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1725
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Wed, 27 Oct 2004 18:54:13 +0000 (18:54 +0000)]
- Look for all 8 possible cpus
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1724
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 27 Oct 2004 17:27:10 +0000 (17:27 +0000)]
some more porting to the merge
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1723
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Wed, 27 Oct 2004 08:53:57 +0000 (08:53 +0000)]
sizeram removal/conversion.
- mem.h and sizeram.h and all includes killed because the are no longer needed.
- linuxbios_table.c updated to directly look at the device tree for occupied memory areas.
- first very incomplete stab a converting the ppc code to work with the dynamic device tree
- Ignore resources before we have read them from devices, (if the device is disabled ignore it's resources).
- First stab at Pentium-M support
- add part/init_timer.h making init_timer conditional until there is a better way of handling it.
- Converted all of the x86 sizeram to northbridge set_resources functions.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1722
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Wed, 27 Oct 2004 02:12:22 +0000 (02:12 +0000)]
spare 4s for restart
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1721
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Wed, 27 Oct 2004 01:58:26 +0000 (01:58 +0000)]
- kill the broken and duplicate 855pm directory. Hopefully I have kept
the least broken one.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1720
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Wed, 27 Oct 2004 01:18:47 +0000 (01:18 +0000)]
- Actually enable the Pentium-M cpus
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1719
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Wed, 27 Oct 2004 01:18:16 +0000 (01:18 +0000)]
- Bug fixes to the P-III support
- Initial Pentium-M support
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1718
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Wed, 27 Oct 2004 00:37:30 +0000 (00:37 +0000)]
S2885 winbond Superio all resource set
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1717
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Mon, 25 Oct 2004 19:55:30 +0000 (19:55 +0000)]
ops and tsc
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1716
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Mon, 25 Oct 2004 19:49:50 +0000 (19:49 +0000)]
s2735 minor changes
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1715
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Mon, 25 Oct 2004 16:01:30 +0000 (16:01 +0000)]
added file
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1714
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Mon, 25 Oct 2004 14:57:24 +0000 (14:57 +0000)]
from Mark Wilkinson, some fixes.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1713
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 23 Oct 2004 03:00:02 +0000 (03:00 +0000)]
- For now use port 0x80 based delays in for the e7501 memory initialization.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1712
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 23 Oct 2004 02:47:13 +0000 (02:47 +0000)]
- With Xeon cpus it seems best to use the tsc calibrated with timer2 as
the time source. The apic timer also has a variable time base.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1711
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 23 Oct 2004 02:32:23 +0000 (02:32 +0000)]
- Update e7501 northbridge.c to work in the new structure.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1710
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Sat, 23 Oct 2004 00:05:22 +0000 (00:05 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1709
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Fri, 22 Oct 2004 21:33:08 +0000 (21:33 +0000)]
for S2735 support
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1708
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Fri, 22 Oct 2004 21:03:26 +0000 (21:03 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1707
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Fri, 22 Oct 2004 18:49:09 +0000 (18:49 +0000)]
*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1706
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Fri, 22 Oct 2004 18:45:36 +0000 (18:45 +0000)]
s2735 half update
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1705
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 22 Oct 2004 04:41:53 +0000 (04:41 +0000)]
- Better memory I/O space distinguishing in amd_mtrr.c
This is way to much code duplication but for now things work.
- Fix the typo in amd8111_lpc.c
- Remove an unused macro, use continue instead of break in mtrr.c
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1704
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Fri, 22 Oct 2004 02:33:51 +0000 (02:33 +0000)]
- kill typo so resources are not mixed up in amdk8/northbridge.c
- Enable resources on the lpc bus. PCI now longer do this by
default for their children unless they are bridges.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1703
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 21 Oct 2004 21:41:57 +0000 (21:41 +0000)]
show error logfile
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1702
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 21 Oct 2004 20:52:53 +0000 (20:52 +0000)]
adapt config files
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1701
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 21 Oct 2004 18:51:13 +0000 (18:51 +0000)]
get solo building after last infrastructure changes
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1700
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 21 Oct 2004 17:06:49 +0000 (17:06 +0000)]
update failover handling of some amd64 boards
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1699
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Thu, 21 Oct 2004 10:44:08 +0000 (10:44 +0000)]
- Bump the LinuxBIOS major version
- Rename chip_config chip_operations throughout the tree
- Fix Config.lb on most of the Opteron Ports
- Fix the amd 8000 chipset support for setting the subsystem vendor and device ids
- Add detection of devices that are on the motherboard (i.e. In Config.lb)
- Baby step in getting the resource limit handling correct, Ignore fixed resources
- Only call enable_childrens_resources on devices we know will have children
For some busses like i2c it is non-sense and we don't want it.
- Set the resource limits for pnp devices resources.
- Improve the resource size detection for pnp devices.
- Added a configuration register to amd8111_ide.c so we can enable/disable individual ide channels
- Added a header file to hold the prototype of isa_dma_init
- Fixed most of the superio chips so the should work now, the via superio pci device is the exception.
- The code compiles and runs so it is time for me to go to bed.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1698
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Thu, 21 Oct 2004 02:53:25 +0000 (02:53 +0000)]
- Explicitly disable the fixed dram extensions bits.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1697
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Thu, 21 Oct 2004 02:43:15 +0000 (02:43 +0000)]
- We already know the cache is disabled so don't bother disabling it.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1696
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 21 Oct 2004 01:52:21 +0000 (01:52 +0000)]
better support enable_dev for amd8111
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1695
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Wed, 20 Oct 2004 17:54:01 +0000 (17:54 +0000)]
add Option.lb
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1694
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Wed, 20 Oct 2004 05:07:16 +0000 (05:07 +0000)]
Tyan update to work with new CPU Config
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1693
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Tue, 19 Oct 2004 23:35:53 +0000 (23:35 +0000)]
- Fix typo with reversing memory resources.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1692
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Li-Ta Lo [Tue, 19 Oct 2004 17:49:32 +0000 (17:49 +0000)]
change struct chip* to struct device*
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1691
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 19 Oct 2004 10:30:32 +0000 (10:30 +0000)]
- add support for socket 754
- fix configuration creation for amd solo (doesn't compile yet)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1690
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 19 Oct 2004 07:00:47 +0000 (07:00 +0000)]
initial checkin of automatic linuxbios image build test script
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1689
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Tue, 19 Oct 2004 05:07:18 +0000 (05:07 +0000)]
- Fix bug with > 4GB of memory where PAE was left enabled.
Why didn't this show up until I had > 4GB on one cpu?
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1688
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Mon, 18 Oct 2004 23:24:25 +0000 (23:24 +0000)]
- FIXED resources are also ASSIGNED resources
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1687
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Mon, 18 Oct 2004 21:21:06 +0000 (21:21 +0000)]
- Set the parent's link properly in the bus field
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1686
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 16 Oct 2004 19:58:35 +0000 (19:58 +0000)]
- Bump MAX_LINKS to 4 I have actually found an i2c bridge that needs this
- Fix the hdama Config.lb to not longer use the link keywords oops,
and instead to have it nest everything properly.
- Update config.g to not support the link keyword
- update config.g to not support northbridge/southbridge/cpu/pmc noise words
we can just use chip now.
- Remove old link handling from the code
- Detect and handle duplicate paths so we generate one device with multiple links
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1685
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 16 Oct 2004 09:13:23 +0000 (09:13 +0000)]
- Make all ports use config.h for if they have chip_config or chip_info structures.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1684
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 16 Oct 2004 08:45:29 +0000 (08:45 +0000)]
- Cleanup the bugfix in elfboot.c
- Add forgotten amd8111 chip.h
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1683
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 16 Oct 2004 08:38:58 +0000 (08:38 +0000)]
- HDAMA boots!
- Set the bootstrap processor flag in the mptable.
- Implement 64bit support in our print statements
- Fix the reporting of how many cpus we are waiting to stop.
It is the 1 less than the actual number of cpus running.
- Actually enable cpu_initialization.
- Fix firstsiblingdevice in config.g
- Add IORESOURCE_FIXED to all of the resources set by config.g
- Fix the apic_cluster rule to add an apic_cluster path not an apic path.
- Add a div64.h to assist in the 64bit printf.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1682
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 16 Oct 2004 06:20:29 +0000 (06:20 +0000)]
- First stab at running linuxbios without the old static device tree.
Things are close but not quite there yet.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1681
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Sat, 16 Oct 2004 02:48:37 +0000 (02:48 +0000)]
- Fix config.g and the hdama config so everthing builds again.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1680
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 15 Oct 2004 20:47:41 +0000 (20:47 +0000)]
add back stuff from before
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1679
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 15 Oct 2004 19:28:56 +0000 (19:28 +0000)]
fixes for apic, i2c
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1678
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 15 Oct 2004 19:17:43 +0000 (19:17 +0000)]
closer
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1677
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 15 Oct 2004 15:09:30 +0000 (15:09 +0000)]
this now works right.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1676
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Li-Ta Lo [Thu, 14 Oct 2004 23:05:08 +0000 (23:05 +0000)]
fixed function prototype for die()
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1675
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Eric Biederman [Thu, 14 Oct 2004 23:02:00 +0000 (23:02 +0000)]
- Change broken usage of get_resource to find_resource.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1674
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1