1 --lpm_divide DEVICE_FAMILY="Cyclone II" LPM_DREPRESENTATION="UNSIGNED" LPM_NREPRESENTATION="UNSIGNED" LPM_WIDTHD=8 LPM_WIDTHN=8 OPTIMIZE_FOR_SPEED=5 denom numer remain CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 IGNORE_CARRY_BUFFERS="OFF"
2 --VERSION_BEGIN 7.0 cbx_cycloneii 2006:09:30:03:03:26:SJ cbx_lpm_abs 2006:04:25:22:52:42:SJ cbx_lpm_add_sub 2006:10:11:06:03:24:SJ cbx_lpm_divide 2006:01:19:01:01:10:SJ cbx_mgl 2006:10:28:00:08:48:SJ cbx_stratix 2006:09:18:18:47:42:SJ cbx_stratixii 2006:10:13:22:01:30:SJ cbx_util_mgl 2006:11:03:18:32:30:SJ VERSION_END
5 -- Copyright (C) 1991-2007 Altera Corporation
6 -- Your use of Altera Corporation's design tools, logic functions
7 -- and other software and tools, and its AMPP partner logic
8 -- functions, and any output files from any of the foregoing
9 -- (including device programming or simulation files), and any
10 -- associated documentation or information are expressly subject
11 -- to the terms and conditions of the Altera Program License
12 -- Subscription Agreement, Altera MegaCore Function License
13 -- Agreement, or other applicable license agreement, including,
14 -- without limitation, that your use is for the sole purpose of
15 -- programming logic devices manufactured by Altera and sold by
16 -- Altera or its authorized distributors. Please refer to the
17 -- applicable agreement for further details.
20 FUNCTION sign_div_unsign_fkh (denominator[7..0], numerator[7..0])
21 RETURNS ( quotient[7..0], remainder[7..0]);
23 --synthesis_resources = lut 48
24 SUBDESIGN lpm_divide_85m
28 quotient[7..0] : output;
29 remain[7..0] : output;
32 divider : sign_div_unsign_fkh;
33 numer_tmp[7..0] : WIRE;
36 divider.denominator[] = denom[];
37 divider.numerator[] = numer_tmp[];
38 numer_tmp[] = numer[];
39 quotient[] = divider.quotient[];
40 remain[] = divider.remainder[];