projects
/
coreboot.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
|
snapshot
pci1x2x: remove latency/bridge control/cacheline size settings
[coreboot.git]
/
src
/
southbridge
/
ti
/
drwxr-xr-x
..
-rw-r--r--
893
Kconfig
blob
|
history
|
raw
-rw-r--r--
923
Makefile.inc
blob
|
history
|
raw
drwxr-xr-x
-
pci1x2x
tree
|
history
drwxr-xr-x
-
pci7420
tree
|
history
drwxr-xr-x
-
pcixx12
tree
|
history
projects / coreboot.git / tree