Stefan Reinauer [Fri, 25 Aug 2006 19:29:57 +0000 (19:29 +0000)]
Support for two new ITE superio parts: it8712f
and it8673f from Uwe Hermann.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2391
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 25 Aug 2006 19:21:42 +0000 (19:21 +0000)]
Print a warning if southbridge is not known to flashrom.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2390
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Fri, 25 Aug 2006 16:14:31 +0000 (16:14 +0000)]
- USB P4 as host fix
This should make the USB P4 work as a USB host
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2389
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Fri, 25 Aug 2006 14:06:48 +0000 (14:06 +0000)]
- fix a silly pointer dereference thinko in my previous commit
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2388
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Fri, 25 Aug 2006 05:01:30 +0000 (05:01 +0000)]
- Added suport for enabling USB P4 on the olpc
USB P4 is disabled by default and we need to setup the mux bits proper
to make it work. This is the frame work for that. All thats needed
is the right address values
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2387
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 23 Aug 2006 14:33:54 +0000 (14:33 +0000)]
Removing $Id$ tags as they have no meaning in SVN
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2386
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 23 Aug 2006 14:28:37 +0000 (14:28 +0000)]
Uwe Hermann:
here's a patch which replaces all DOS newlines with Unix newlines, and
removes some useless $Rev$, $Id$, and $Header$ tags.
(part 1)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2385
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 23 Aug 2006 11:47:58 +0000 (11:47 +0000)]
enable graphs created by dot.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2384
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 23 Aug 2006 10:52:12 +0000 (10:52 +0000)]
fix special chars in document.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2383
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 22 Aug 2006 13:21:39 +0000 (13:21 +0000)]
drop extensions directory. it has never been used.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2382
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 18 Aug 2006 19:25:25 +0000 (19:25 +0000)]
delete unused device.
set rom to 512k
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2381
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Thu, 17 Aug 2006 20:31:09 +0000 (20:31 +0000)]
add smsc part. Mod sun board to use smsc part for now
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2380
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Wed, 16 Aug 2006 14:38:00 +0000 (14:38 +0000)]
updates to make gx1 IRQ map work. not tested;
signed-off-by: Ronald G. Minnich
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2379
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 16 Aug 2006 14:22:10 +0000 (14:22 +0000)]
share decompression code.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2378
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 15 Aug 2006 13:52:51 +0000 (13:52 +0000)]
this file is already included by auto.c on all targets.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2377
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Sat, 12 Aug 2006 22:03:36 +0000 (22:03 +0000)]
update license template.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2376
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 11 Aug 2006 23:48:14 +0000 (23:48 +0000)]
cleanup patch from Uwe Hermann.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2375
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Fri, 11 Aug 2006 08:15:19 +0000 (08:15 +0000)]
- revert Config.1M.lb back to PLCC size and add new SPI config file
SPI config file is 1M-128k to allow for EC code
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2374
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Fri, 11 Aug 2006 06:49:39 +0000 (06:49 +0000)]
- fix dependency rule for Makefile and Makefile.settings
The make dependency rule for Makefile and Makefile.settings was completely broken. No way it ever worked.
OLPC buildrom flushed out this issue.
If you updated the Config.lb file in your target/<mfg>/<mainboard> directory and then switched to
target/<mfg>/<mainboard>/<target> and ran 'make' you would get a permission denied error due to the
make file trying to run 'config.py' directly rather than 'python config.py'
We never saw this because we always run target/buildtarget <target> and that sets up everything
correctly.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2373
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 11 Aug 2006 00:08:37 +0000 (00:08 +0000)]
build 1024-128k binary as per requests.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2372
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 10 Aug 2006 09:38:39 +0000 (09:38 +0000)]
fix serial initialization (from Uwe Hermann)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2371
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Thu, 10 Aug 2006 03:23:48 +0000 (03:23 +0000)]
change from AMD for the IRQ10 problem.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2370
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Wed, 9 Aug 2006 02:21:49 +0000 (02:21 +0000)]
mods for the ultra40 bringup. This now builds.
amd gx2 north -- don't set anything in the north, it conflicts with vsa
settings. So we have our own pci_set_resources that is essentially a
no-op -- just calls the kids.
olpc rev_a config -- DISABLE the compressed rom stream. This SHOULD NOT
have been set -- it is untested and caused real trouble.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2369
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Tue, 8 Aug 2006 21:42:18 +0000 (21:42 +0000)]
fix up the links for the ultra 40 -- i/o on ht 1 on each cpu
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2368
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Tue, 8 Aug 2006 18:02:12 +0000 (18:02 +0000)]
fix up config space.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2367
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Mon, 7 Aug 2006 20:02:02 +0000 (20:02 +0000)]
initial work on sunw ultra40. It's wrong :-)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2366
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Mon, 7 Aug 2006 16:48:11 +0000 (16:48 +0000)]
add support for ite/it8671f superio from Uwe Hermann.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2365
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 4 Aug 2006 08:58:17 +0000 (08:58 +0000)]
p2b uses i82371eb as well.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2364
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 4 Aug 2006 07:50:59 +0000 (07:50 +0000)]
final rename orgy. sorry for the inconvenience. This should fix it again
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2363
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 4 Aug 2006 07:47:28 +0000 (07:47 +0000)]
ouch. it's 8_2_371. I'll fix it. This commit breaks compilation
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2362
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 4 Aug 2006 07:45:45 +0000 (07:45 +0000)]
rename southbridge i440bx to its actual name i8371eb
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2361
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Indrek Kruusa [Thu, 3 Aug 2006 16:48:18 +0000 (16:48 +0000)]
Changelog:
* src/cpu/amd/model_lx/model_lx_init.c
L2 cache initialization removed (moved to northbridge.c)
* src/include/cpu/amd/lxdef.h
more checked values
* src/northbridge/amd/lx/northbridge.c
L2 cache initialization added
cpubug() commented out
* src/northbridge/amd/lx/raminit.c
empty function sdram_set_registers() is in use, don't remove
* src/mainboard/artecgroup/dbe61/Config.lb
irqmap changes
* src/mainboard/artecgroup/dbe61/irq_tables.c
tentative changes to irq table (currently not in use)
* src/mainboard/artecgroup/dbe61/mainboard.c
irq assigned manually to NIC
* src/mainboard/artecgroup/dbe61/Options.lb
gcc 4.0 is OK
* targets/artecgroup/dbe61/Config.lb
64K for VSA is OK at moment
Signed-off-by: Indrek Kruusa <indrek.kruusa@artecdesign.ee>
Signed-off-by: Andrei Birjukov <andrei.birjukov@artecdesign.ee>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2360
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 3 Aug 2006 16:19:27 +0000 (16:19 +0000)]
slightly changed C.D. Hailfinger's precompressed rom stream patch
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2359
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 3 Aug 2006 10:49:09 +0000 (10:49 +0000)]
some documentation updates by Uwe and some smaller ones by me.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2358
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Jonathan McDowell [Wed, 2 Aug 2006 12:46:13 +0000 (12:46 +0000)]
Allow setting of serial port speed in EPIA-M config file.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2357
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Jonathan McDowell [Wed, 2 Aug 2006 12:26:47 +0000 (12:26 +0000)]
Add newer Via Nehemiah stepping levels.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2356
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Indrek Kruusa [Wed, 2 Aug 2006 11:30:32 +0000 (11:30 +0000)]
Geode LX: this patch adds configuration/status/self-test MSR definitions
for L2 cache and fixes wrong P2D defines.
This also patch adds L2 cache initialization for Geode LX CPU.
Signed-off-by: Indrek Kruusa <indrek.kruusa@artecdesign.ee>
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2355
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Mon, 31 Jul 2006 23:37:17 +0000 (23:37 +0000)]
Add support for SST39SF040 and SST39SF010A
apply C.-D. Hailfinger's patch for Winbond part (untested)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2354
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Sun, 30 Jul 2006 00:23:20 +0000 (00:23 +0000)]
- Fix some copy bugs and thinkos in the i440bx SMbus
read code. SBbus reads to RAM now work. Yah!
- Rename the register constants to something I can look at
more easily.
- Make the logic flow match the flow from V1 assembly
- #if 0 out other SMbus functions that are still broken.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2353
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Sat, 29 Jul 2006 18:01:43 +0000 (18:01 +0000)]
- fixup Bitworks/IMS to use private copy of SMbus debug routines
Re-enable the SPD dump routine in this Bitworks/IMS code and make
it work like the Asus/p2b. This avoids having to hack the
sdram/generic_dump_spd.c for a single mem controller.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2352
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Sat, 29 Jul 2006 17:40:36 +0000 (17:40 +0000)]
- Add support _framework_ for the Asus p2b.
- New superIO winbond/w83977tf
- Add single memory controller SBbus debug routine
into a file private to the i440bx
This adds support the start of support for an Asus p2b
mainboard. Current limitations are the same as for the
Bitworks IMS board. Reads from the SMbus don't work.
Moving dump_spd_registers() into its own private copy
solves the problem of having to go hack on the version that
included in src/sdram to only do one memory controller.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2351
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ron Minnich [Fri, 28 Jul 2006 16:06:16 +0000 (16:06 +0000)]
This patch adds support for the AMD LX cpu.
There is one global change to pci_ids.h. The rest are changes for LX. I
ran abuild and it is ok. Not all artec design changes are included as
some of them would adversely affect other mainboards. Indrek will need
to test.
Signed-off-by: Ron Minnich
Signed-off-by: Indrek Kruusa, indrek.kruusa@artecdesign.ee, artec
design.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2350
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 27 Jul 2006 23:29:02 +0000 (23:29 +0000)]
add flashrom manpage from Uwe Hermann
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2349
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Thu, 27 Jul 2006 04:05:43 +0000 (04:05 +0000)]
"Hey Ron - Attached is a simple patch that enables the upper banks on the
UART. If the upper banks are enabled, then the Linux 8250 driver knows
how to set baud speeds greater then 115200. This was prompted by David
Woodhouse.
Jordan"
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2348
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Richard Smith [Mon, 24 Jul 2006 04:25:47 +0000 (04:25 +0000)]
add framework for i440bx chipset
add support for NSC pc87351 SuperIO
add Bitworks/IMS manboard config
This is a very basic framework for the i440bx chipset and the
Bitworks IMS board that uses it. Most things are
structure only.
Known issues:
- SMbus reads to the RAM SPD come back
all zero.
- dump_spd_registers() is commented out since it breaks with
the default setting of generic_dump_spd.c where it wants
2 memory controllers.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2347
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 21 Jul 2006 23:21:01 +0000 (23:21 +0000)]
restore the old code for enabling flash. The new amd code did not work.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2346
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 21 Jul 2006 19:21:38 +0000 (19:21 +0000)]
These changes incorporate steve goodrich'es fixes, and one bug that is
disabled.
cs5536: add new entires for SB control etc.
cs5536.c: chip_enabled function moved to chip_init, so it only gets run
once.
IRQ setup improved
gx2def.h: new defines added
vr.h: new file, with new def's for virtual register control.
mainboard config.lb: new entries added for nb and sb control.
chipsetinit.c: new controls added -- I forget all the details :-)
grphinit.c: new function added
northbridge.c: new IRQ control added. FlashChipSetup added, controlled
by chip info setupflash struct member. Currently, if enabled, this hangs
OLPC in linux PCI scan.
chip.h: new struct members added for unwanted device enable, flash setup
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2345
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Josiah England [Thu, 20 Jul 2006 15:35:04 +0000 (15:35 +0000)]
New analysis tool with preliminary source usage information gathering.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2344
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 19 Jul 2006 16:58:43 +0000 (16:58 +0000)]
this code is for writing the mp table, so only execute it when
we actually have one.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2343
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 19 Jul 2006 15:32:49 +0000 (15:32 +0000)]
move mptable to 960k to 1M
https://openbios.org/roundup/linuxbios/issue55
This patch is a little bit enhanced, it keeps the ppc table consistent,
which Yinghai's original patch did not.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2342
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Scott Tsai, scott.tsai [Wed, 19 Jul 2006 15:13:21 +0000 (15:13 +0000)]
From: Scott Tsai, scott.tsai <AT> arima.com.tw
Tested on my home Shuttle SB51G box.
data sheet:
http://www.alldatasheet.com/datasheet-pdf/pdf/47674/WINBOND/W49V002FAP.html
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2341
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 19 Jul 2006 14:26:41 +0000 (14:26 +0000)]
closing issue 44: rename ram clocks in cmos.layout
https://openbios.org/roundup/linuxbios/issue44
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2340
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 18 Jul 2006 18:09:36 +0000 (18:09 +0000)]
fixing aruma build as suggested by mail ;-)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2339
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 18 Jul 2006 16:53:19 +0000 (16:53 +0000)]
sorry for the inconvenience. this is a test commit.
breaking a build is intentional. It will be fixed in a bit.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2338
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Tue, 11 Jul 2006 09:04:52 +0000 (09:04 +0000)]
fix handling of mkelfImage'd binaries
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2337
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 30 Jun 2006 20:07:50 +0000 (20:07 +0000)]
add support for EFST F49B002UA (untested)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2336
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Tue, 27 Jun 2006 02:26:06 +0000 (02:26 +0000)]
fix interrupt for f5 (ehci)
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2335
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Tue, 27 Jun 2006 01:38:17 +0000 (01:38 +0000)]
changes per steve goodrich.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2334
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Mon, 26 Jun 2006 16:51:06 +0000 (16:51 +0000)]
create valid xmlfiles that pass xmllint
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2333
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Sun, 25 Jun 2006 09:56:45 +0000 (09:56 +0000)]
add support for PMC 49FL002 as used in the RD1-PMC2
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2332
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Sat, 24 Jun 2006 14:46:26 +0000 (14:46 +0000)]
fix typo on duplicate line.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2331
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 23 Jun 2006 20:10:21 +0000 (20:10 +0000)]
fix compilation of s2892.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2330
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 23 Jun 2006 03:39:10 +0000 (03:39 +0000)]
match settings per steve goodrich.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2329
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Thu, 22 Jun 2006 04:37:27 +0000 (04:37 +0000)]
set up interrupt values for the southbridge, and add a function to
manage them. Make pci_level_irq global. Add value settings for OLPC
rev_a board. Comment out no-longer-needed code in olpc mainboard.c
-- it is replaced by the settings in Config.lb, and the support
in cs5536.c
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2328
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Tue, 20 Jun 2006 03:53:54 +0000 (03:53 +0000)]
Fixes from AMD. Tested to build on rumba and olpc, and builds.
Tested to booting linux on olpc, and boots.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2327
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Sun, 18 Jun 2006 07:44:45 +0000 (07:44 +0000)]
delete two empty files
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2326
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Sun, 18 Jun 2006 07:41:48 +0000 (07:41 +0000)]
* delete two empty files
* commit SMM lock code.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2325
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Sun, 18 Jun 2006 02:28:07 +0000 (02:28 +0000)]
fix idiiot typo I did not catch.
add support for conditional enable of uarta interrupt.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2324
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Sun, 18 Jun 2006 01:29:42 +0000 (01:29 +0000)]
add irq mapper support for OLPC and other boards that need this mapping
done for the gx2 north. tested on OLPC.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2323
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 14 Jun 2006 23:22:04 +0000 (23:22 +0000)]
add k8 processor name handling as required by the k8 revision guide.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2322
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Wed, 14 Jun 2006 15:58:41 +0000 (15:58 +0000)]
new flash part
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2321
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Wed, 14 Jun 2006 13:56:28 +0000 (13:56 +0000)]
remove erroneous cache disable.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2320
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Mon, 12 Jun 2006 20:37:33 +0000 (20:37 +0000)]
ron forget an svn add.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2319
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Mon, 12 Jun 2006 20:36:51 +0000 (20:36 +0000)]
Get rid of #if 01 and debug prints that are compiled out.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2318
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Sun, 11 Jun 2006 03:03:56 +0000 (03:03 +0000)]
add a 1M target for big roms
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2317
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Sat, 10 Jun 2006 22:57:15 +0000 (22:57 +0000)]
changes from AMD for making OLPC video work.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2316
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Thu, 8 Jun 2006 14:19:49 +0000 (14:19 +0000)]
further development of OLPC. Set vsm size to 35k. add PCI IRQ for USB.
Set linuxbios size to 28k. Drop debug level to 8.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2315
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Sat, 27 May 2006 00:22:02 +0000 (00:22 +0000)]
add full xml logging to abuild to work on the complete information
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2314
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Fri, 26 May 2006 16:23:00 +0000 (16:23 +0000)]
fix two mainboards that have been broken by someone who does not use abuild.sh
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2313
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Thu, 25 May 2006 22:08:23 +0000 (22:08 +0000)]
add DK8HTX support.
VSAs now required to be nrv2 compressed
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2312
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 25 May 2006 12:40:03 +0000 (12:40 +0000)]
fix broadcom/blast, tyan/s2735, tyan/s2891, tyan/s2895 broken by r2307
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2311
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 18 May 2006 17:09:14 +0000 (17:09 +0000)]
co processor support with s2891
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2310
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 18 May 2006 17:02:17 +0000 (17:02 +0000)]
init the ECC for BSP and AP at the same time. So reduce init cpus time
from 2.1x to 1.1x or from 4x(SERIAL_CPU_INIT) to 1.1x
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2309
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 18 May 2006 16:54:30 +0000 (16:54 +0000)]
add option to decide to use onboard vga or addon card.
CONFIG_CONSOLE_VGA_ONBOARD_AT_FIRST
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2308
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Thu, 18 May 2006 03:07:16 +0000 (03:07 +0000)]
cleanup some of the compressed rom stream ugliness -- more to do!
olpc and rumba can now boot linux out of flash. vsa was resized to 64K.
olpc and rumba now used compressed payload -- thanks stefan!
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2307
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Tue, 16 May 2006 02:51:16 +0000 (02:51 +0000)]
Commit for IDE NAND FLASH
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2306
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Mon, 15 May 2006 04:44:15 +0000 (04:44 +0000)]
OLPC now builds and works just fine.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2305
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 12 May 2006 20:05:08 +0000 (20:05 +0000)]
correct it, finally.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2304
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 12 May 2006 18:42:34 +0000 (18:42 +0000)]
memory size in cf07
goodrich pll code
disable havedmi
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2303
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Tue, 9 May 2006 05:25:31 +0000 (05:25 +0000)]
Fix an error in the config files.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2302
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Sat, 6 May 2006 02:54:45 +0000 (02:54 +0000)]
Use a real variable to configure rom base for vsa ...
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2301
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Sat, 6 May 2006 02:35:08 +0000 (02:35 +0000)]
For a kernel-only OLPC.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2300
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 5 May 2006 18:18:33 +0000 (18:18 +0000)]
This is to enable COM1 early.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2299
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Fri, 5 May 2006 03:54:31 +0000 (03:54 +0000)]
reorder early startup so that it might work.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2298
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Ronald G. Minnich [Thu, 4 May 2006 23:05:49 +0000 (23:05 +0000)]
mods for early printing on OLPC
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2297
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Stefan Reinauer [Thu, 4 May 2006 10:08:04 +0000 (10:08 +0000)]
fix the tree
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2296
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 4 May 2006 01:05:22 +0000 (01:05 +0000)]
don't wait core0 started twice
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2295
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 4 May 2006 00:58:14 +0000 (00:58 +0000)]
core range and set_init_ram_access
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2294
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 4 May 2006 00:48:49 +0000 (00:48 +0000)]
rm unused file
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2293
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1
Yinghai Lu [Thu, 4 May 2006 00:47:15 +0000 (00:47 +0000)]
merge zrom to rom_stream and print olen ilen
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2292
2b7e53f0-3cfb-0310-b3e9-
8179ed1497e1