4er slot (3. bsp fertig)
[dide_16.git] / bsp3 / Designflow / sim / beh /
drwxr-xr-x   ..
-rw-r--r-- 53442 modelsim.ini
-rw-r--r-- 483328 vsim.wlf
drwxr-xr-x - work