4er slot (3. bsp fertig)
[dide_16.git] / bsp3 / Designflow / sim / beh / work / @_opt1 / voptx2ga7e
diff --git a/bsp3/Designflow/sim/beh/work/@_opt1/voptx2ga7e b/bsp3/Designflow/sim/beh/work/@_opt1/voptx2ga7e
new file mode 100644 (file)
index 0000000..686f5cc
--- /dev/null
@@ -0,0 +1,244 @@
+m255
+K3
+13
+cModel Technology
+Z0 d/homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh
+T_opt
+Z1 Vhz;nY[bnOl:JCX`H[?B=Y1
+Z2 04 12 0 work vga_conf_beh 1
+Z3 =1-0015609ed0a8-4ae9c13d-2e230-1835
+Z4 o-quiet -auto_acc_if_foreign -work work -sdftyp /vga_unit=/homes/burban/didelu/dide_16/bsp3/Designflow/ppr/sim/simulation/modelsim/vga_vhd.sdo -suppress 1948
+Z5 n@_opt
+Z6 OE;O;6.5b;42
+T_opt1
+Z7 VEK_QegQ[@m^G6fke`cC4R1
+R2
+Z8 =1-0015609ed0a8-4ae9c14c-1ef05-183e
+Z9 o-quiet -auto_acc_if_foreign -work work
+Z10 n@_opt1
+R6
+Eboard_driver
+Z11 w1255952276
+Z12 DPx4 work 7 vga_pak 0 22 HGKInm?j6h_E?hCL1=3Rf2
+Z13 DPx4 ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
+Z14 DPx4 ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
+Z15 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
+Z16 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/board_driver_ent.vhd
+Z17 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/board_driver_ent.vhd
+l0
+L36
+Z18 VBVQhR;nY9[R<n2hUAfP^Z2
+Z19 OE;C;6.5b;42
+32
+Z20 o-work work
+Z21 tExplicit 1
+Z22 !s100 ZmKIT`@9Y:8bV1lIMd:O50
+Abehav
+Z23 DEx4 work 12 board_driver 0 22 BVQhR;nY9[R<n2hUAfP^Z2
+R12
+R13
+R14
+R15
+Z24 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/board_driver_arc.vhd
+Z25 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/board_driver_arc.vhd
+l49
+L37
+Z26 VGBN_oSTG]bM6]TXPeRSH52
+R19
+32
+Z27 Mx4 4 ieee 14 std_logic_1164
+Z28 Mx3 4 ieee 18 std_logic_unsigned
+Z29 Mx2 4 ieee 15 std_logic_arith
+Z30 Mx1 4 work 7 vga_pak
+R20
+R21
+Z31 !s100 z`LzgF:SW^5X7Ld12aiE[3
+Evga
+R11
+Z32 DPx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh/work 7 vga_pak 0 22 HGKInm?j6h_E?hCL1=3Rf2
+Z33 DPx17 __model_tech/ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
+Z34 DPx17 __model_tech/ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
+Z35 DPx17 __model_tech/ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
+32
+Z36 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_ent.vhd
+Z37 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_ent.vhd
+l0
+L38
+Z38 V<Pi3zn5X5SCf5hgafd?=z2
+R19
+R20
+R21
+Z39 !s100 O;kzAO^SAa?QB<8?bVS1?0
+Abehav
+DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh/work 11 vga_control 0 22 X7Z9HAb^YTj]zEQn8Blim3
+Z40 DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh/work 10 vga_driver 0 22 WM]N=KVQa>:4ozHZC=^hX0
+DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh/work 12 board_driver 0 22 BVQhR;nY9[R<n2hUAfP^Z2
+Z41 DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh/work 3 vga 0 22 <Pi3zn5X5SCf5hgafd?=z2
+R32
+R33
+R34
+R35
+32
+Z42 Mx4 17 __model_tech/ieee 14 std_logic_1164
+Z43 Mx3 17 __model_tech/ieee 18 std_logic_unsigned
+Z44 Mx2 17 __model_tech/ieee 15 std_logic_arith
+Z45 Mx1 57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh/work 7 vga_pak
+Z46 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_arc.vhd
+Z47 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_arc.vhd
+l107
+L36
+Z48 V4@A4a?RT3A656cP3PUWH72
+R19
+R20
+R21
+Z49 !s100 X<LWhdCD;1X^M=QdCN5Hn3
+Cvga_conf_beh
+R41
+DAx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh/work 6 vga_tb 9 behaviour 22 JShkSggmBJZ=6^]R:M7840
+R32
+R33
+R34
+R35
+Z50 DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/beh/work 6 vga_tb 0 22 K;WQR0;ZeC2I8`N5aIRdM1
+32
+R42
+R43
+R44
+R45
+Z51 abehaviour
+Z52 evga_tb
+R11
+Z53 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_beh_tb.vhd
+Z54 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_beh_tb.vhd
+l0
+L182
+Z55 VeNNJi03>MIdzNk_IKJFBX0
+R19
+R20
+R21
+Z56 !s100 V8gLA`OF;iU;=3TA;meWi0
+Evga_control
+Z57 w1256832987
+R12
+R13
+R14
+R15
+Z58 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_control_ent.vhd
+Z59 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_control_ent.vhd
+l0
+L37
+Z60 VX7Z9HAb^YTj]zEQn8Blim3
+R19
+32
+R20
+R21
+Z61 !s100 2`MFo[_0ahEizlfnSiWU]0
+Abehav
+Z62 DEx4 work 11 vga_control 0 22 X7Z9HAb^YTj]zEQn8Blim3
+R12
+R13
+R14
+R15
+Z63 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_control_arc.vhd
+Z64 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_control_arc.vhd
+l43
+L36
+Z65 VVP;2WF47fQPlT[5Y@8BWT2
+R19
+32
+R27
+R28
+R29
+R30
+R20
+R21
+Z66 !s100 _K^9LTDS;hFXmWo@eB[Y50
+Evga_driver
+R11
+R32
+R33
+R34
+R35
+32
+Z67 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_driver_ent.vhd
+Z68 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_driver_ent.vhd
+l0
+L37
+Z69 VWM]N=KVQa>:4ozHZC=^hX0
+R19
+R20
+R21
+Z70 !s100 Y<?mNHeGL<kb9W4ng:D_62
+Abehav
+R40
+R32
+R33
+R34
+R35
+32
+R42
+R43
+R44
+R45
+Z71 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_driver_arc.vhd
+Z72 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_driver_arc.vhd
+l89
+L36
+Z73 Ve;Di?_OoPUgXCMBlVURO<1
+R19
+R20
+R21
+Z74 !s100 m[>=IM[TaR5C=MnzMT7>c2
+Pvga_pak
+R33
+R34
+R35
+32
+Mx3 17 __model_tech/ieee 14 std_logic_1164
+Mx2 17 __model_tech/ieee 18 std_logic_unsigned
+Mx1 17 __model_tech/ieee 15 std_logic_arith
+Z75 w1256830367
+Z76 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pak.vhd
+Z77 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pak.vhd
+l0
+L35
+Z78 VHGKInm?j6h_E?hCL1=3Rf2
+R19
+R20
+R21
+Z79 !s100 cALhF4me<zNWYz_BWPd?70
+Evga_tb
+R11
+R32
+R33
+R34
+R35
+32
+R53
+R54
+l0
+L37
+Z80 VK;WQR0;ZeC2I8`N5aIRdM1
+R19
+R20
+R21
+Z81 !s100 KBk8Lb76>dJd2ihUfkYfd2
+Abehaviour
+R41
+R32
+R33
+R34
+R35
+R50
+32
+R42
+R43
+R44
+R45
+l96
+L45
+Z82 VJShkSggmBJZ=6^]R:M7840
+R19
+R20
+R21
+Z83 !s100 UND8<Q4o3<5YC_;WKj_BP3