5 Z0 d/homes/burban/didelu/dide_16/bsp4/Designflow/sim/post
7 Z1 VEaAWm1d_JS=VNkklOXhG;0
8 Z2 04 12 0 work vga_conf_pos 1
9 Z3 =1-0015609ed0a8-4af05b46-4068a-7b76
10 Z4 o-quiet -auto_acc_if_foreign -work work -sdftyp /vga_unit=/homes/burban/didelu/dide_16/bsp4/Designflow/ppr/sim/simulation/modelsim/vga_vhd.sdo -suppress 1948
15 Z8 DPx17 __model_tech/ieee 16 vital_primitives 0 22 E9g6AWKAc2T]enMfl94If3
16 Z9 DPx20 __model_tech/stratix 17 stratix_atom_pack 0 22 4LU4R]0>3N6GcAdgd1O1R2
17 Z10 DPx17 __model_tech/ieee 12 vital_timing 0 22 OBWK>;kUYmkG<OChK2lhV1
18 Z11 DPx20 __model_tech/stratix 18 stratix_components 0 22 ETJi=`V@8?ceQEj0KODmn3
19 Z12 DPx17 __model_tech/ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
21 Z13 8/homes/burban/didelu/dide_16/bsp4/Designflow/ppr/sim/simulation/modelsim/vga.vho
22 Z14 F/homes/burban/didelu/dide_16/bsp4/Designflow/ppr/sim/simulation/modelsim/vga.vho
25 Z15 Va^A3`oj7W2X29O[KC68:E3
29 Z19 !s100 JmIRf5hghCim]`W8beHGP0
31 Z20 DEx20 __model_tech/stratix 10 stratix_io 0 22 8g8W4@DX]PW8dgJFjd5lT1
32 Z21 DEx20 __model_tech/stratix 13 stratix_lcell 0 22 aWl_l1>i5>lzY<SO57h5o1
38 Z22 DEx58 /homes/burban/didelu/dide_16/bsp4/Designflow/sim/post/work 3 vga 0 22 a^A3`oj7W2X29O[KC68:E3
40 Z23 Mx6 17 __model_tech/ieee 14 std_logic_1164
41 Z24 Mx5 20 __model_tech/stratix 18 stratix_components
42 Z25 Mx4 17 __model_tech/ieee 12 vital_timing
43 Z26 Mx3 16 __model_tech/std 6 textio
44 Z27 Mx2 20 __model_tech/stratix 17 stratix_atom_pack
45 Z28 Mx1 17 __model_tech/ieee 16 vital_primitives
48 Z29 V]Wm516:I9;]lA9UPJ_ON=3
52 Z30 !s100 @2=YGQ1l@859QgkB=LQ;73
59 DAx58 /homes/burban/didelu/dide_16/bsp4/Designflow/sim/post/work 10 vga_pos_tb 9 structure 22 2H0Zl8k[9mYf8bN=NCbeH0
60 Z31 DPx58 /homes/burban/didelu/dide_16/bsp4/Designflow/sim/post/work 7 vga_pak 0 22 HkmzP=gd;mD@MOhh4AYKl3
61 Z32 DPx17 __model_tech/ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
62 Z33 DPx17 __model_tech/ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
64 Z34 DEx58 /homes/burban/didelu/dide_16/bsp4/Designflow/sim/post/work 10 vga_pos_tb 0 22 WYVDk8:IlXF:G=gkK18_k0
66 Z35 Mx9 17 __model_tech/ieee 14 std_logic_1164
67 Z36 Mx8 17 __model_tech/ieee 18 std_logic_unsigned
68 Z37 Mx7 17 __model_tech/ieee 15 std_logic_arith
69 Z38 Mx6 58 /homes/burban/didelu/dide_16/bsp4/Designflow/sim/post/work 7 vga_pak
78 Z42 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_pos_tb.vhd
79 Z43 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_pos_tb.vhd
82 Z44 V0i2Wgcf;160Sh<_O1]Yd91
86 Z45 !s100 5AFP2EDWmkBg2TkYkScac0
92 Z46 Mx3 17 __model_tech/ieee 14 std_logic_1164
93 Mx2 17 __model_tech/ieee 18 std_logic_unsigned
94 Z47 Mx1 17 __model_tech/ieee 15 std_logic_arith
96 Z49 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_pak.vhd
97 Z50 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_pak.vhd
100 Z51 VHkmzP=gd;mD@MOhh4AYKl3
104 Z52 !s100 VL:Z2?FJISz9N5>XaK:5k0
116 Z53 VWYVDk8:IlXF:G=gkK18_k0
120 Z54 !s100 ?:YH_R3N79K7J0L`IT49_0
144 Z55 V2H0Zl8k[9mYf8bN=NCbeH0
148 Z56 !s100 T_8dcPYGCmK@^6g;3L5;b0