1 Analysis & Synthesis report for vga
2 Tue Nov 3 17:30:34 2009
3 Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version
10 2. Analysis & Synthesis Summary
11 3. Analysis & Synthesis Settings
12 4. Analysis & Synthesis Source Files Read
13 5. Analysis & Synthesis Resource Usage Summary
14 6. Analysis & Synthesis Resource Utilization by Entity
15 7. Registers Removed During Synthesis
16 8. General Register Statistics
17 9. Analysis & Synthesis Messages
24 Copyright (C) 1991-2009 Altera Corporation
25 Your use of Altera Corporation's design tools, logic functions
26 and other software and tools, and its AMPP partner logic
27 functions, and any output files from any of the foregoing
28 (including device programming or simulation files), and any
29 associated documentation or information are expressly subject
30 to the terms and conditions of the Altera Program License
31 Subscription Agreement, Altera MegaCore Function License
32 Agreement, or other applicable license agreement, including,
33 without limitation, that your use is for the sole purpose of
34 programming logic devices manufactured by Altera and sold by
35 Altera or its authorized distributors. Please refer to the
36 applicable agreement for further details.
40 +------------------------------------------------------------------------+
41 ; Analysis & Synthesis Summary ;
42 +-----------------------------+------------------------------------------+
43 ; Analysis & Synthesis Status ; Successful - Tue Nov 3 17:30:34 2009 ;
44 ; Quartus II Version ; 9.0 Build 132 02/25/2009 SJ Full Version ;
45 ; Revision Name ; vga ;
46 ; Top-level Entity Name ; vga ;
48 ; Total logic elements ; 175 ;
50 ; Total virtual pins ; 0 ;
51 ; Total memory bits ; 0 ;
52 ; DSP block 9-bit elements ; 0 ;
55 +-----------------------------+------------------------------------------+
58 +----------------------------------------------------------------------------------------------------------+
59 ; Analysis & Synthesis Settings ;
60 +----------------------------------------------------------------+--------------------+--------------------+
61 ; Option ; Setting ; Default Value ;
62 +----------------------------------------------------------------+--------------------+--------------------+
63 ; Device ; EP1S25F672C6 ; ;
64 ; Top-level entity name ; vga ; vga ;
65 ; Family name ; Stratix ; Stratix II ;
66 ; Type of Retiming Performed During Resynthesis ; Full ; ;
67 ; Resynthesis Optimization Effort ; Normal ; ;
68 ; Physical Synthesis Level for Resynthesis ; Normal ; ;
69 ; Use Generated Physical Constraints File ; On ; ;
70 ; Use smart compilation ; Off ; Off ;
71 ; Restructure Multiplexers ; Auto ; Auto ;
72 ; Create Debugging Nodes for IP Cores ; Off ; Off ;
73 ; Preserve fewer node names ; On ; On ;
74 ; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
75 ; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
76 ; VHDL Version ; VHDL93 ; VHDL93 ;
77 ; State Machine Processing ; Auto ; Auto ;
78 ; Safe State Machine ; Off ; Off ;
79 ; Extract Verilog State Machines ; On ; On ;
80 ; Extract VHDL State Machines ; On ; On ;
81 ; Ignore Verilog initial constructs ; Off ; Off ;
82 ; Iteration limit for constant Verilog loops ; 5000 ; 5000 ;
83 ; Iteration limit for non-constant Verilog loops ; 250 ; 250 ;
84 ; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
85 ; Parallel Synthesis ; Off ; Off ;
86 ; DSP Block Balancing ; Auto ; Auto ;
87 ; NOT Gate Push-Back ; On ; On ;
88 ; Power-Up Don't Care ; On ; On ;
89 ; Remove Redundant Logic Cells ; Off ; Off ;
90 ; Remove Duplicate Registers ; On ; On ;
91 ; Ignore CARRY Buffers ; Off ; Off ;
92 ; Ignore CASCADE Buffers ; Off ; Off ;
93 ; Ignore GLOBAL Buffers ; Off ; Off ;
94 ; Ignore ROW GLOBAL Buffers ; Off ; Off ;
95 ; Ignore LCELL Buffers ; Off ; Off ;
96 ; Ignore SOFT Buffers ; On ; On ;
97 ; Limit AHDL Integers to 32 Bits ; Off ; Off ;
98 ; Optimization Technique ; Balanced ; Balanced ;
99 ; Carry Chain Length ; 70 ; 70 ;
100 ; Auto Carry Chains ; On ; On ;
101 ; Auto Open-Drain Pins ; On ; On ;
102 ; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ;
103 ; Auto ROM Replacement ; On ; On ;
104 ; Auto RAM Replacement ; On ; On ;
105 ; Auto DSP Block Replacement ; On ; On ;
106 ; Auto Shift Register Replacement ; Auto ; Auto ;
107 ; Auto Clock Enable Replacement ; On ; On ;
108 ; Strict RAM Replacement ; Off ; Off ;
109 ; Allow Synchronous Control Signals ; On ; On ;
110 ; Force Use of Synchronous Clear Signals ; Off ; Off ;
111 ; Auto RAM Block Balancing ; On ; On ;
112 ; Auto RAM to Logic Cell Conversion ; Off ; Off ;
113 ; Auto Resource Sharing ; Off ; Off ;
114 ; Allow Any RAM Size For Recognition ; Off ; Off ;
115 ; Allow Any ROM Size For Recognition ; Off ; Off ;
116 ; Allow Any Shift Register Size For Recognition ; Off ; Off ;
117 ; Use LogicLock Constraints during Resource Balancing ; On ; On ;
118 ; Ignore translate_off and synthesis_off directives ; Off ; Off ;
119 ; Show Parameter Settings Tables in Synthesis Report ; On ; On ;
120 ; Ignore Maximum Fan-Out Assignments ; Off ; Off ;
121 ; Synchronization Register Chain Length ; 2 ; 2 ;
122 ; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ;
123 ; HDL message level ; Level2 ; Level2 ;
124 ; Suppress Register Optimization Related Messages ; Off ; Off ;
125 ; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ;
126 ; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ;
127 ; Clock MUX Protection ; On ; On ;
128 ; Block Design Naming ; Auto ; Auto ;
129 ; Synthesis Effort ; Auto ; Auto ;
130 ; Allows Asynchronous Clear Usage For Shift Register Replacement ; On ; On ;
131 ; Analysis & Synthesis Message Level ; Medium ; Medium ;
132 +----------------------------------------------------------------+--------------------+--------------------+
135 +----------------------------------------------------------------------------------------------------------------------------------------------------------+
136 ; Analysis & Synthesis Source Files Read ;
137 +----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
138 ; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
139 +----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
140 ; ../../syn/rev_1/vga.vqm ; yes ; User Verilog Quartus Mapping File ; /homes/burban/didelu/dide_16/bsp4/Designflow/syn/rev_1/vga.vqm ;
141 +----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
144 +-------------------------------------------------------+
145 ; Analysis & Synthesis Resource Usage Summary ;
146 +---------------------------------------------+---------+
148 +---------------------------------------------+---------+
149 ; Total logic elements ; 175 ;
150 ; -- Combinational with no register ; 94 ;
151 ; -- Register only ; 3 ;
152 ; -- Combinational with a register ; 78 ;
154 ; Logic element usage by number of LUT inputs ; ;
155 ; -- 4 input functions ; 61 ;
156 ; -- 3 input functions ; 50 ;
157 ; -- 2 input functions ; 58 ;
158 ; -- 1 input functions ; 2 ;
159 ; -- 0 input functions ; 0 ;
161 ; Logic elements by mode ; ;
162 ; -- normal mode ; 123 ;
163 ; -- arithmetic mode ; 52 ;
165 ; -- register cascade mode ; 0 ;
166 ; -- synchronous clear/load mode ; 68 ;
167 ; -- asynchronous clear/load mode ; 22 ;
169 ; Total registers ; 81 ;
170 ; Total logic cells in carry chains ; 60 ;
172 ; Maximum fan-out node ; clk_pin ;
173 ; Maximum fan-out ; 82 ;
174 ; Total fan-out ; 833 ;
175 ; Average fan-out ; 2.85 ;
176 +---------------------------------------------+---------+
179 +---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
180 ; Analysis & Synthesis Resource Utilization by Entity ;
181 +-----------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+--------------+
182 ; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
183 +-----------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+--------------+
184 ; |vga ; 175 (2) ; 81 ; 0 ; 0 ; 0 ; 0 ; 0 ; 117 ; 0 ; 94 (0) ; 3 (0) ; 78 (2) ; 60 (0) ; 0 (0) ; |vga ; work ;
185 ; |vga_control:vga_control_unit| ; 42 (42) ; 22 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 20 (20) ; 0 (0) ; 22 (22) ; 20 (20) ; 0 (0) ; |vga|vga_control:vga_control_unit ; work ;
186 ; |vga_driver:vga_driver_unit| ; 131 (131) ; 57 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 74 (74) ; 3 (3) ; 54 (54) ; 40 (40) ; 0 (0) ; |vga|vga_driver:vga_driver_unit ; work ;
187 +-----------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------+--------------+
188 Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
191 +---------------------------------------------------------------------------------------------+
192 ; Registers Removed During Synthesis ;
193 +----------------------------------------------------+----------------------------------------+
194 ; Register name ; Reason for Removal ;
195 +----------------------------------------------------+----------------------------------------+
196 ; vga_control:vga_control_unit|toggle_counter_sig_24 ; Stuck at GND due to stuck port reg_out ;
197 ; vga_control:vga_control_unit|toggle_counter_sig_23 ; Stuck at GND due to stuck port reg_out ;
198 ; vga_control:vga_control_unit|toggle_counter_sig_22 ; Stuck at GND due to stuck port reg_out ;
199 ; vga_control:vga_control_unit|toggle_counter_sig_21 ; Stuck at GND due to stuck port reg_out ;
200 ; vga_control:vga_control_unit|toggle_counter_sig_20 ; Stuck at GND due to stuck port reg_out ;
201 ; vga_control:vga_control_unit|r ; Stuck at GND due to stuck port reg_out ;
202 ; vga_control:vga_control_unit|g ; Stuck at GND due to stuck port reg_out ;
203 ; Total Number of Removed Registers = 7 ; ;
204 +----------------------------------------------------+----------------------------------------+
207 +------------------------------------------------------+
208 ; General Register Statistics ;
209 +----------------------------------------------+-------+
210 ; Statistic ; Value ;
211 +----------------------------------------------+-------+
212 ; Total registers ; 81 ;
213 ; Number of registers using Synchronous Clear ; 68 ;
214 ; Number of registers using Synchronous Load ; 20 ;
215 ; Number of registers using Asynchronous Clear ; 22 ;
216 ; Number of registers using Asynchronous Load ; 0 ;
217 ; Number of registers using Clock Enable ; 12 ;
218 ; Number of registers using Preset ; 0 ;
219 +----------------------------------------------+-------+
222 +-------------------------------+
223 ; Analysis & Synthesis Messages ;
224 +-------------------------------+
225 Info: *******************************************************************
226 Info: Running Quartus II Analysis & Synthesis
227 Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
228 Info: Processing started: Tue Nov 3 17:30:30 2009
229 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
230 Info: Found 3 design units, including 3 entities, in source file ../../syn/rev_1/vga.vqm
231 Info: Found entity 1: vga_driver
232 Info: Found entity 2: vga_control
233 Info: Found entity 3: vga
234 Info: Elaborating entity "vga" for the top level hierarchy
235 Info: Elaborating entity "vga_driver" for hierarchy "vga_driver:vga_driver_unit"
236 Info: Elaborating entity "vga_control" for hierarchy "vga_control:vga_control_unit"
237 Info: Found the following redundant logic cells in design
238 Info (17048): Logic cell "vga_control:vga_control_unit|toggle_sig_0_0_0_g1"
239 Info: Implemented 292 device resources after synthesis - the final resource count might be different
240 Info: Implemented 2 input pins
241 Info: Implemented 115 output pins
242 Info: Implemented 175 logic cells
243 Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
244 Info: Peak virtual memory: 185 megabytes
245 Info: Processing ended: Tue Nov 3 17:30:34 2009
246 Info: Elapsed time: 00:00:04
247 Info: Total CPU time (on all processors): 00:00:02
projects / dide_16.git / blob