1 Analysis & Synthesis report for vga_pll
2 Tue Nov 3 17:36:38 2009
3 Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version
10 2. Analysis & Synthesis Summary
11 3. Analysis & Synthesis Settings
12 4. Analysis & Synthesis Source Files Read
13 5. Analysis & Synthesis Resource Usage Summary
14 6. Analysis & Synthesis Resource Utilization by Entity
15 7. Registers Removed During Synthesis
16 8. General Register Statistics
17 9. Parameter Settings for User Entity Instance: vpll:inst1|altpll:altpll_component
18 10. altpll Parameter Settings by Entity Instance
19 11. Analysis & Synthesis Messages
26 Copyright (C) 1991-2009 Altera Corporation
27 Your use of Altera Corporation's design tools, logic functions
28 and other software and tools, and its AMPP partner logic
29 functions, and any output files from any of the foregoing
30 (including device programming or simulation files), and any
31 associated documentation or information are expressly subject
32 to the terms and conditions of the Altera Program License
33 Subscription Agreement, Altera MegaCore Function License
34 Agreement, or other applicable license agreement, including,
35 without limitation, that your use is for the sole purpose of
36 programming logic devices manufactured by Altera and sold by
37 Altera or its authorized distributors. Please refer to the
38 applicable agreement for further details.
42 +------------------------------------------------------------------------+
43 ; Analysis & Synthesis Summary ;
44 +-----------------------------+------------------------------------------+
45 ; Analysis & Synthesis Status ; Successful - Tue Nov 3 17:36:38 2009 ;
46 ; Quartus II Version ; 9.0 Build 132 02/25/2009 SJ Full Version ;
47 ; Revision Name ; vga_pll ;
48 ; Top-level Entity Name ; vga_pll ;
50 ; Total logic elements ; 175 ;
52 ; Total virtual pins ; 0 ;
53 ; Total memory bits ; 0 ;
54 ; DSP block 9-bit elements ; 0 ;
57 +-----------------------------+------------------------------------------+
60 +----------------------------------------------------------------------------------------------------------+
61 ; Analysis & Synthesis Settings ;
62 +----------------------------------------------------------------+--------------------+--------------------+
63 ; Option ; Setting ; Default Value ;
64 +----------------------------------------------------------------+--------------------+--------------------+
65 ; Device ; EP1S25F672C6 ; ;
66 ; Top-level entity name ; vga_pll ; vga_pll ;
67 ; Family name ; Stratix ; Stratix ;
68 ; Type of Retiming Performed During Resynthesis ; Full ; ;
69 ; Resynthesis Optimization Effort ; Normal ; ;
70 ; Physical Synthesis Level for Resynthesis ; Normal ; ;
71 ; Use Generated Physical Constraints File ; On ; ;
72 ; Use smart compilation ; Off ; Off ;
73 ; Restructure Multiplexers ; Auto ; Auto ;
74 ; Create Debugging Nodes for IP Cores ; Off ; Off ;
75 ; Preserve fewer node names ; On ; On ;
76 ; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
77 ; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
78 ; VHDL Version ; VHDL93 ; VHDL93 ;
79 ; State Machine Processing ; Auto ; Auto ;
80 ; Safe State Machine ; Off ; Off ;
81 ; Extract Verilog State Machines ; On ; On ;
82 ; Extract VHDL State Machines ; On ; On ;
83 ; Ignore Verilog initial constructs ; Off ; Off ;
84 ; Iteration limit for constant Verilog loops ; 5000 ; 5000 ;
85 ; Iteration limit for non-constant Verilog loops ; 250 ; 250 ;
86 ; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
87 ; Parallel Synthesis ; Off ; Off ;
88 ; DSP Block Balancing ; Auto ; Auto ;
89 ; NOT Gate Push-Back ; On ; On ;
90 ; Power-Up Don't Care ; On ; On ;
91 ; Remove Redundant Logic Cells ; Off ; Off ;
92 ; Remove Duplicate Registers ; On ; On ;
93 ; Ignore CARRY Buffers ; Off ; Off ;
94 ; Ignore CASCADE Buffers ; Off ; Off ;
95 ; Ignore GLOBAL Buffers ; Off ; Off ;
96 ; Ignore ROW GLOBAL Buffers ; Off ; Off ;
97 ; Ignore LCELL Buffers ; Off ; Off ;
98 ; Ignore SOFT Buffers ; On ; On ;
99 ; Limit AHDL Integers to 32 Bits ; Off ; Off ;
100 ; Optimization Technique ; Balanced ; Balanced ;
101 ; Carry Chain Length ; 70 ; 70 ;
102 ; Auto Carry Chains ; On ; On ;
103 ; Auto Open-Drain Pins ; On ; On ;
104 ; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ;
105 ; Auto ROM Replacement ; On ; On ;
106 ; Auto RAM Replacement ; On ; On ;
107 ; Auto DSP Block Replacement ; On ; On ;
108 ; Auto Shift Register Replacement ; Auto ; Auto ;
109 ; Auto Clock Enable Replacement ; On ; On ;
110 ; Strict RAM Replacement ; Off ; Off ;
111 ; Allow Synchronous Control Signals ; On ; On ;
112 ; Force Use of Synchronous Clear Signals ; Off ; Off ;
113 ; Auto RAM Block Balancing ; On ; On ;
114 ; Auto RAM to Logic Cell Conversion ; Off ; Off ;
115 ; Auto Resource Sharing ; Off ; Off ;
116 ; Allow Any RAM Size For Recognition ; Off ; Off ;
117 ; Allow Any ROM Size For Recognition ; Off ; Off ;
118 ; Allow Any Shift Register Size For Recognition ; Off ; Off ;
119 ; Use LogicLock Constraints during Resource Balancing ; On ; On ;
120 ; Ignore translate_off and synthesis_off directives ; Off ; Off ;
121 ; Show Parameter Settings Tables in Synthesis Report ; On ; On ;
122 ; Ignore Maximum Fan-Out Assignments ; Off ; Off ;
123 ; Synchronization Register Chain Length ; 2 ; 2 ;
124 ; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ;
125 ; HDL message level ; Level2 ; Level2 ;
126 ; Suppress Register Optimization Related Messages ; Off ; Off ;
127 ; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ;
128 ; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ;
129 ; Clock MUX Protection ; On ; On ;
130 ; Block Design Naming ; Auto ; Auto ;
131 ; Synthesis Effort ; Auto ; Auto ;
132 ; Allows Asynchronous Clear Usage For Shift Register Replacement ; On ; On ;
133 ; Analysis & Synthesis Message Level ; Medium ; Medium ;
134 +----------------------------------------------------------------+--------------------+--------------------+
137 +----------------------------------------------------------------------------------------------------------------------------------------------------------+
138 ; Analysis & Synthesis Source Files Read ;
139 +----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
140 ; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
141 +----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
142 ; ../../src/vga_pll.bdf ; yes ; User Block Diagram/Schematic File ; /homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_pll.bdf ;
143 ; ../../syn/rev_1/vga.vqm ; yes ; User Verilog Quartus Mapping File ; /homes/burban/didelu/dide_16/bsp4/Designflow/syn/rev_1/vga.vqm ;
144 ; ../../src/vpll.vhd ; yes ; User Wizard-Generated File ; /homes/burban/didelu/dide_16/bsp4/Designflow/src/vpll.vhd ;
145 ; altpll.tdf ; yes ; Megafunction ; /opt/quartus/quartus/libraries/megafunctions/altpll.tdf ;
146 ; aglobal90.inc ; yes ; Megafunction ; /opt/quartus/quartus/libraries/megafunctions/aglobal90.inc ;
147 ; stratix_pll.inc ; yes ; Megafunction ; /opt/quartus/quartus/libraries/megafunctions/stratix_pll.inc ;
148 ; stratixii_pll.inc ; yes ; Megafunction ; /opt/quartus/quartus/libraries/megafunctions/stratixii_pll.inc ;
149 ; cycloneii_pll.inc ; yes ; Megafunction ; /opt/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc ;
150 +----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
153 +----------------------------------------------------------------------------------------+
154 ; Analysis & Synthesis Resource Usage Summary ;
155 +---------------------------------------------+------------------------------------------+
157 +---------------------------------------------+------------------------------------------+
158 ; Total logic elements ; 175 ;
159 ; -- Combinational with no register ; 94 ;
160 ; -- Register only ; 3 ;
161 ; -- Combinational with a register ; 78 ;
163 ; Logic element usage by number of LUT inputs ; ;
164 ; -- 4 input functions ; 61 ;
165 ; -- 3 input functions ; 50 ;
166 ; -- 2 input functions ; 58 ;
167 ; -- 1 input functions ; 2 ;
168 ; -- 0 input functions ; 0 ;
170 ; Logic elements by mode ; ;
171 ; -- normal mode ; 123 ;
172 ; -- arithmetic mode ; 52 ;
174 ; -- register cascade mode ; 0 ;
175 ; -- synchronous clear/load mode ; 68 ;
176 ; -- asynchronous clear/load mode ; 22 ;
178 ; Total registers ; 81 ;
179 ; Total logic cells in carry chains ; 60 ;
182 ; Maximum fan-out node ; vpll:inst1|altpll:altpll_component|_clk0 ;
183 ; Maximum fan-out ; 82 ;
184 ; Total fan-out ; 834 ;
185 ; Average fan-out ; 2.85 ;
186 +---------------------------------------------+------------------------------------------+
189 +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
190 ; Analysis & Synthesis Resource Utilization by Entity ;
191 +--------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+--------------+
192 ; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
193 +--------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+--------------+
194 ; |vga_pll ; 175 (0) ; 81 ; 0 ; 0 ; 0 ; 0 ; 0 ; 117 ; 0 ; 94 (0) ; 3 (0) ; 78 (0) ; 60 (0) ; 0 (0) ; |vga_pll ; work ;
195 ; |vga:inst| ; 175 (2) ; 81 ; 0 ; 0 ; 0 ; 0 ; 0 ; 116 ; 0 ; 94 (0) ; 3 (0) ; 78 (2) ; 60 (0) ; 0 (0) ; |vga_pll|vga:inst ; work ;
196 ; |vga_control:vga_control_unit| ; 42 (42) ; 22 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 20 (20) ; 0 (0) ; 22 (22) ; 20 (20) ; 0 (0) ; |vga_pll|vga:inst|vga_control:vga_control_unit ; work ;
197 ; |vga_driver:vga_driver_unit| ; 131 (131) ; 57 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 74 (74) ; 3 (3) ; 54 (54) ; 40 (40) ; 0 (0) ; |vga_pll|vga:inst|vga_driver:vga_driver_unit ; work ;
198 ; |vpll:inst1| ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |vga_pll|vpll:inst1 ; work ;
199 ; |altpll:altpll_component| ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; 0 (0) ; |vga_pll|vpll:inst1|altpll:altpll_component ; work ;
200 +--------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------+--------------+
201 Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
204 +------------------------------------------------------------------------------------------------------+
205 ; Registers Removed During Synthesis ;
206 +-------------------------------------------------------------+----------------------------------------+
207 ; Register name ; Reason for Removal ;
208 +-------------------------------------------------------------+----------------------------------------+
209 ; vga:inst|vga_control:vga_control_unit|toggle_counter_sig_24 ; Stuck at GND due to stuck port reg_out ;
210 ; vga:inst|vga_control:vga_control_unit|toggle_counter_sig_23 ; Stuck at GND due to stuck port reg_out ;
211 ; vga:inst|vga_control:vga_control_unit|toggle_counter_sig_22 ; Stuck at GND due to stuck port reg_out ;
212 ; vga:inst|vga_control:vga_control_unit|toggle_counter_sig_21 ; Stuck at GND due to stuck port reg_out ;
213 ; vga:inst|vga_control:vga_control_unit|toggle_counter_sig_20 ; Stuck at GND due to stuck port reg_out ;
214 ; vga:inst|vga_control:vga_control_unit|r ; Stuck at GND due to stuck port reg_out ;
215 ; vga:inst|vga_control:vga_control_unit|g ; Stuck at GND due to stuck port reg_out ;
216 ; Total Number of Removed Registers = 7 ; ;
217 +-------------------------------------------------------------+----------------------------------------+
220 +------------------------------------------------------+
221 ; General Register Statistics ;
222 +----------------------------------------------+-------+
223 ; Statistic ; Value ;
224 +----------------------------------------------+-------+
225 ; Total registers ; 81 ;
226 ; Number of registers using Synchronous Clear ; 68 ;
227 ; Number of registers using Synchronous Load ; 20 ;
228 ; Number of registers using Asynchronous Clear ; 22 ;
229 ; Number of registers using Asynchronous Load ; 0 ;
230 ; Number of registers using Clock Enable ; 12 ;
231 ; Number of registers using Preset ; 0 ;
232 +----------------------------------------------+-------+
235 +---------------------------------------------------------------------------------+
236 ; Parameter Settings for User Entity Instance: vpll:inst1|altpll:altpll_component ;
237 +-------------------------------+-------------------+-----------------------------+
238 ; Parameter Name ; Value ; Type ;
239 +-------------------------------+-------------------+-----------------------------+
240 ; OPERATION_MODE ; NORMAL ; Untyped ;
241 ; PLL_TYPE ; AUTO ; Untyped ;
242 ; QUALIFY_CONF_DONE ; OFF ; Untyped ;
243 ; COMPENSATE_CLOCK ; CLK0 ; Untyped ;
244 ; SCAN_CHAIN ; LONG ; Untyped ;
245 ; PRIMARY_CLOCK ; INCLK0 ; Untyped ;
246 ; INCLK0_INPUT_FREQUENCY ; 30003 ; Signed Integer ;
247 ; INCLK1_INPUT_FREQUENCY ; 0 ; Untyped ;
248 ; GATE_LOCK_SIGNAL ; NO ; Untyped ;
249 ; GATE_LOCK_COUNTER ; 0 ; Untyped ;
250 ; LOCK_HIGH ; 1 ; Untyped ;
251 ; LOCK_LOW ; 1 ; Untyped ;
252 ; VALID_LOCK_MULTIPLIER ; 1 ; Signed Integer ;
253 ; INVALID_LOCK_MULTIPLIER ; 5 ; Signed Integer ;
254 ; SWITCH_OVER_ON_LOSSCLK ; OFF ; Untyped ;
255 ; SWITCH_OVER_ON_GATED_LOCK ; OFF ; Untyped ;
256 ; ENABLE_SWITCH_OVER_COUNTER ; OFF ; Untyped ;
257 ; SKIP_VCO ; OFF ; Untyped ;
258 ; SWITCH_OVER_COUNTER ; 0 ; Untyped ;
259 ; SWITCH_OVER_TYPE ; AUTO ; Untyped ;
260 ; FEEDBACK_SOURCE ; EXTCLK0 ; Untyped ;
261 ; BANDWIDTH ; 0 ; Untyped ;
262 ; BANDWIDTH_TYPE ; AUTO ; Untyped ;
263 ; SPREAD_FREQUENCY ; 0 ; Signed Integer ;
264 ; DOWN_SPREAD ; 0 ; Untyped ;
265 ; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF ; Untyped ;
266 ; SELF_RESET_ON_LOSS_LOCK ; OFF ; Untyped ;
267 ; CLK9_MULTIPLY_BY ; 0 ; Untyped ;
268 ; CLK8_MULTIPLY_BY ; 0 ; Untyped ;
269 ; CLK7_MULTIPLY_BY ; 0 ; Untyped ;
270 ; CLK6_MULTIPLY_BY ; 0 ; Untyped ;
271 ; CLK5_MULTIPLY_BY ; 1 ; Untyped ;
272 ; CLK4_MULTIPLY_BY ; 1 ; Untyped ;
273 ; CLK3_MULTIPLY_BY ; 1 ; Untyped ;
274 ; CLK2_MULTIPLY_BY ; 1 ; Untyped ;
275 ; CLK1_MULTIPLY_BY ; 1 ; Untyped ;
276 ; CLK0_MULTIPLY_BY ; 5435 ; Signed Integer ;
277 ; CLK9_DIVIDE_BY ; 0 ; Untyped ;
278 ; CLK8_DIVIDE_BY ; 0 ; Untyped ;
279 ; CLK7_DIVIDE_BY ; 0 ; Untyped ;
280 ; CLK6_DIVIDE_BY ; 0 ; Untyped ;
281 ; CLK5_DIVIDE_BY ; 1 ; Untyped ;
282 ; CLK4_DIVIDE_BY ; 1 ; Untyped ;
283 ; CLK3_DIVIDE_BY ; 1 ; Untyped ;
284 ; CLK2_DIVIDE_BY ; 1 ; Untyped ;
285 ; CLK1_DIVIDE_BY ; 1 ; Untyped ;
286 ; CLK0_DIVIDE_BY ; 6666 ; Signed Integer ;
287 ; CLK9_PHASE_SHIFT ; 0 ; Untyped ;
288 ; CLK8_PHASE_SHIFT ; 0 ; Untyped ;
289 ; CLK7_PHASE_SHIFT ; 0 ; Untyped ;
290 ; CLK6_PHASE_SHIFT ; 0 ; Untyped ;
291 ; CLK5_PHASE_SHIFT ; 0 ; Untyped ;
292 ; CLK4_PHASE_SHIFT ; 0 ; Untyped ;
293 ; CLK3_PHASE_SHIFT ; 0 ; Untyped ;
294 ; CLK2_PHASE_SHIFT ; 0 ; Untyped ;
295 ; CLK1_PHASE_SHIFT ; 0 ; Untyped ;
296 ; CLK0_PHASE_SHIFT ; 0 ; Untyped ;
297 ; CLK5_TIME_DELAY ; 0 ; Untyped ;
298 ; CLK4_TIME_DELAY ; 0 ; Untyped ;
299 ; CLK3_TIME_DELAY ; 0 ; Untyped ;
300 ; CLK2_TIME_DELAY ; 0 ; Untyped ;
301 ; CLK1_TIME_DELAY ; 0 ; Untyped ;
302 ; CLK0_TIME_DELAY ; 0 ; Untyped ;
303 ; CLK9_DUTY_CYCLE ; 50 ; Untyped ;
304 ; CLK8_DUTY_CYCLE ; 50 ; Untyped ;
305 ; CLK7_DUTY_CYCLE ; 50 ; Untyped ;
306 ; CLK6_DUTY_CYCLE ; 50 ; Untyped ;
307 ; CLK5_DUTY_CYCLE ; 50 ; Untyped ;
308 ; CLK4_DUTY_CYCLE ; 50 ; Untyped ;
309 ; CLK3_DUTY_CYCLE ; 50 ; Untyped ;
310 ; CLK2_DUTY_CYCLE ; 50 ; Untyped ;
311 ; CLK1_DUTY_CYCLE ; 50 ; Untyped ;
312 ; CLK0_DUTY_CYCLE ; 50 ; Signed Integer ;
313 ; CLK9_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
314 ; CLK8_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
315 ; CLK7_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
316 ; CLK6_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
317 ; CLK5_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
318 ; CLK4_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
319 ; CLK3_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
320 ; CLK2_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
321 ; CLK1_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
322 ; CLK0_USE_EVEN_COUNTER_MODE ; OFF ; Untyped ;
323 ; CLK9_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
324 ; CLK8_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
325 ; CLK7_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
326 ; CLK6_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
327 ; CLK5_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
328 ; CLK4_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
329 ; CLK3_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
330 ; CLK2_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
331 ; CLK1_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
332 ; CLK0_USE_EVEN_COUNTER_VALUE ; OFF ; Untyped ;
333 ; LOCK_WINDOW_UI ; 0.05 ; Untyped ;
334 ; LOCK_WINDOW_UI_BITS ; UNUSED ; Untyped ;
335 ; VCO_RANGE_DETECTOR_LOW_BITS ; UNUSED ; Untyped ;
336 ; VCO_RANGE_DETECTOR_HIGH_BITS ; UNUSED ; Untyped ;
337 ; DPA_MULTIPLY_BY ; 0 ; Untyped ;
338 ; DPA_DIVIDE_BY ; 1 ; Untyped ;
339 ; DPA_DIVIDER ; 0 ; Untyped ;
340 ; EXTCLK3_MULTIPLY_BY ; 1 ; Untyped ;
341 ; EXTCLK2_MULTIPLY_BY ; 1 ; Untyped ;
342 ; EXTCLK1_MULTIPLY_BY ; 1 ; Untyped ;
343 ; EXTCLK0_MULTIPLY_BY ; 1 ; Untyped ;
344 ; EXTCLK3_DIVIDE_BY ; 1 ; Untyped ;
345 ; EXTCLK2_DIVIDE_BY ; 1 ; Untyped ;
346 ; EXTCLK1_DIVIDE_BY ; 1 ; Untyped ;
347 ; EXTCLK0_DIVIDE_BY ; 1 ; Untyped ;
348 ; EXTCLK3_PHASE_SHIFT ; 0 ; Untyped ;
349 ; EXTCLK2_PHASE_SHIFT ; 0 ; Untyped ;
350 ; EXTCLK1_PHASE_SHIFT ; 0 ; Untyped ;
351 ; EXTCLK0_PHASE_SHIFT ; 0 ; Untyped ;
352 ; EXTCLK3_TIME_DELAY ; 0 ; Untyped ;
353 ; EXTCLK2_TIME_DELAY ; 0 ; Untyped ;
354 ; EXTCLK1_TIME_DELAY ; 0 ; Untyped ;
355 ; EXTCLK0_TIME_DELAY ; 0 ; Untyped ;
356 ; EXTCLK3_DUTY_CYCLE ; 50 ; Untyped ;
357 ; EXTCLK2_DUTY_CYCLE ; 50 ; Untyped ;
358 ; EXTCLK1_DUTY_CYCLE ; 50 ; Untyped ;
359 ; EXTCLK0_DUTY_CYCLE ; 50 ; Untyped ;
360 ; VCO_MULTIPLY_BY ; 0 ; Untyped ;
361 ; VCO_DIVIDE_BY ; 0 ; Untyped ;
362 ; SCLKOUT0_PHASE_SHIFT ; 0 ; Untyped ;
363 ; SCLKOUT1_PHASE_SHIFT ; 0 ; Untyped ;
364 ; VCO_MIN ; 0 ; Untyped ;
365 ; VCO_MAX ; 0 ; Untyped ;
366 ; VCO_CENTER ; 0 ; Untyped ;
367 ; PFD_MIN ; 0 ; Untyped ;
368 ; PFD_MAX ; 0 ; Untyped ;
369 ; M_INITIAL ; 0 ; Untyped ;
375 ; C0_HIGH ; 0 ; Untyped ;
376 ; C1_HIGH ; 0 ; Untyped ;
377 ; C2_HIGH ; 0 ; Untyped ;
378 ; C3_HIGH ; 0 ; Untyped ;
379 ; C4_HIGH ; 0 ; Untyped ;
380 ; C5_HIGH ; 0 ; Untyped ;
381 ; C6_HIGH ; 0 ; Untyped ;
382 ; C7_HIGH ; 0 ; Untyped ;
383 ; C8_HIGH ; 0 ; Untyped ;
384 ; C9_HIGH ; 0 ; Untyped ;
385 ; C0_LOW ; 0 ; Untyped ;
386 ; C1_LOW ; 0 ; Untyped ;
387 ; C2_LOW ; 0 ; Untyped ;
388 ; C3_LOW ; 0 ; Untyped ;
389 ; C4_LOW ; 0 ; Untyped ;
390 ; C5_LOW ; 0 ; Untyped ;
391 ; C6_LOW ; 0 ; Untyped ;
392 ; C7_LOW ; 0 ; Untyped ;
393 ; C8_LOW ; 0 ; Untyped ;
394 ; C9_LOW ; 0 ; Untyped ;
395 ; C0_INITIAL ; 0 ; Untyped ;
396 ; C1_INITIAL ; 0 ; Untyped ;
397 ; C2_INITIAL ; 0 ; Untyped ;
398 ; C3_INITIAL ; 0 ; Untyped ;
399 ; C4_INITIAL ; 0 ; Untyped ;
400 ; C5_INITIAL ; 0 ; Untyped ;
401 ; C6_INITIAL ; 0 ; Untyped ;
402 ; C7_INITIAL ; 0 ; Untyped ;
403 ; C8_INITIAL ; 0 ; Untyped ;
404 ; C9_INITIAL ; 0 ; Untyped ;
405 ; C0_MODE ; BYPASS ; Untyped ;
406 ; C1_MODE ; BYPASS ; Untyped ;
407 ; C2_MODE ; BYPASS ; Untyped ;
408 ; C3_MODE ; BYPASS ; Untyped ;
409 ; C4_MODE ; BYPASS ; Untyped ;
410 ; C5_MODE ; BYPASS ; Untyped ;
411 ; C6_MODE ; BYPASS ; Untyped ;
412 ; C7_MODE ; BYPASS ; Untyped ;
413 ; C8_MODE ; BYPASS ; Untyped ;
414 ; C9_MODE ; BYPASS ; Untyped ;
415 ; C0_PH ; 0 ; Untyped ;
416 ; C1_PH ; 0 ; Untyped ;
417 ; C2_PH ; 0 ; Untyped ;
418 ; C3_PH ; 0 ; Untyped ;
419 ; C4_PH ; 0 ; Untyped ;
420 ; C5_PH ; 0 ; Untyped ;
421 ; C6_PH ; 0 ; Untyped ;
422 ; C7_PH ; 0 ; Untyped ;
423 ; C8_PH ; 0 ; Untyped ;
424 ; C9_PH ; 0 ; Untyped ;
425 ; L0_HIGH ; 1 ; Untyped ;
426 ; L1_HIGH ; 1 ; Untyped ;
427 ; G0_HIGH ; 1 ; Untyped ;
428 ; G1_HIGH ; 1 ; Untyped ;
429 ; G2_HIGH ; 1 ; Untyped ;
430 ; G3_HIGH ; 1 ; Untyped ;
431 ; E0_HIGH ; 1 ; Untyped ;
432 ; E1_HIGH ; 1 ; Untyped ;
433 ; E2_HIGH ; 1 ; Untyped ;
434 ; E3_HIGH ; 1 ; Untyped ;
435 ; L0_LOW ; 1 ; Untyped ;
436 ; L1_LOW ; 1 ; Untyped ;
437 ; G0_LOW ; 1 ; Untyped ;
438 ; G1_LOW ; 1 ; Untyped ;
439 ; G2_LOW ; 1 ; Untyped ;
440 ; G3_LOW ; 1 ; Untyped ;
441 ; E0_LOW ; 1 ; Untyped ;
442 ; E1_LOW ; 1 ; Untyped ;
443 ; E2_LOW ; 1 ; Untyped ;
444 ; E3_LOW ; 1 ; Untyped ;
445 ; L0_INITIAL ; 1 ; Untyped ;
446 ; L1_INITIAL ; 1 ; Untyped ;
447 ; G0_INITIAL ; 1 ; Untyped ;
448 ; G1_INITIAL ; 1 ; Untyped ;
449 ; G2_INITIAL ; 1 ; Untyped ;
450 ; G3_INITIAL ; 1 ; Untyped ;
451 ; E0_INITIAL ; 1 ; Untyped ;
452 ; E1_INITIAL ; 1 ; Untyped ;
453 ; E2_INITIAL ; 1 ; Untyped ;
454 ; E3_INITIAL ; 1 ; Untyped ;
455 ; L0_MODE ; BYPASS ; Untyped ;
456 ; L1_MODE ; BYPASS ; Untyped ;
457 ; G0_MODE ; BYPASS ; Untyped ;
458 ; G1_MODE ; BYPASS ; Untyped ;
459 ; G2_MODE ; BYPASS ; Untyped ;
460 ; G3_MODE ; BYPASS ; Untyped ;
461 ; E0_MODE ; BYPASS ; Untyped ;
462 ; E1_MODE ; BYPASS ; Untyped ;
463 ; E2_MODE ; BYPASS ; Untyped ;
464 ; E3_MODE ; BYPASS ; Untyped ;
465 ; L0_PH ; 0 ; Untyped ;
466 ; L1_PH ; 0 ; Untyped ;
467 ; G0_PH ; 0 ; Untyped ;
468 ; G1_PH ; 0 ; Untyped ;
469 ; G2_PH ; 0 ; Untyped ;
470 ; G3_PH ; 0 ; Untyped ;
471 ; E0_PH ; 0 ; Untyped ;
472 ; E1_PH ; 0 ; Untyped ;
473 ; E2_PH ; 0 ; Untyped ;
474 ; E3_PH ; 0 ; Untyped ;
475 ; M_PH ; 0 ; Untyped ;
476 ; C1_USE_CASC_IN ; OFF ; Untyped ;
477 ; C2_USE_CASC_IN ; OFF ; Untyped ;
478 ; C3_USE_CASC_IN ; OFF ; Untyped ;
479 ; C4_USE_CASC_IN ; OFF ; Untyped ;
480 ; C5_USE_CASC_IN ; OFF ; Untyped ;
481 ; C6_USE_CASC_IN ; OFF ; Untyped ;
482 ; C7_USE_CASC_IN ; OFF ; Untyped ;
483 ; C8_USE_CASC_IN ; OFF ; Untyped ;
484 ; C9_USE_CASC_IN ; OFF ; Untyped ;
485 ; CLK0_COUNTER ; G0 ; Untyped ;
486 ; CLK1_COUNTER ; G0 ; Untyped ;
487 ; CLK2_COUNTER ; G0 ; Untyped ;
488 ; CLK3_COUNTER ; G0 ; Untyped ;
489 ; CLK4_COUNTER ; G0 ; Untyped ;
490 ; CLK5_COUNTER ; G0 ; Untyped ;
491 ; CLK6_COUNTER ; E0 ; Untyped ;
492 ; CLK7_COUNTER ; E1 ; Untyped ;
493 ; CLK8_COUNTER ; E2 ; Untyped ;
494 ; CLK9_COUNTER ; E3 ; Untyped ;
495 ; L0_TIME_DELAY ; 0 ; Untyped ;
496 ; L1_TIME_DELAY ; 0 ; Untyped ;
497 ; G0_TIME_DELAY ; 0 ; Untyped ;
498 ; G1_TIME_DELAY ; 0 ; Untyped ;
499 ; G2_TIME_DELAY ; 0 ; Untyped ;
500 ; G3_TIME_DELAY ; 0 ; Untyped ;
501 ; E0_TIME_DELAY ; 0 ; Untyped ;
502 ; E1_TIME_DELAY ; 0 ; Untyped ;
503 ; E2_TIME_DELAY ; 0 ; Untyped ;
504 ; E3_TIME_DELAY ; 0 ; Untyped ;
505 ; M_TIME_DELAY ; 0 ; Untyped ;
506 ; N_TIME_DELAY ; 0 ; Untyped ;
507 ; EXTCLK3_COUNTER ; E3 ; Untyped ;
508 ; EXTCLK2_COUNTER ; E2 ; Untyped ;
509 ; EXTCLK1_COUNTER ; E1 ; Untyped ;
510 ; EXTCLK0_COUNTER ; E0 ; Untyped ;
511 ; ENABLE0_COUNTER ; L0 ; Untyped ;
512 ; ENABLE1_COUNTER ; L0 ; Untyped ;
513 ; CHARGE_PUMP_CURRENT ; 2 ; Untyped ;
514 ; LOOP_FILTER_R ; 1.000000 ; Untyped ;
515 ; LOOP_FILTER_C ; 5 ; Untyped ;
516 ; CHARGE_PUMP_CURRENT_BITS ; 9999 ; Untyped ;
517 ; LOOP_FILTER_R_BITS ; 9999 ; Untyped ;
518 ; LOOP_FILTER_C_BITS ; 9999 ; Untyped ;
519 ; VCO_POST_SCALE ; 0 ; Untyped ;
520 ; CLK2_OUTPUT_FREQUENCY ; 0 ; Untyped ;
521 ; CLK1_OUTPUT_FREQUENCY ; 0 ; Untyped ;
522 ; CLK0_OUTPUT_FREQUENCY ; 0 ; Untyped ;
523 ; INTENDED_DEVICE_FAMILY ; Stratix ; Untyped ;
524 ; PORT_CLKENA0 ; PORT_CONNECTIVITY ; Untyped ;
525 ; PORT_CLKENA1 ; PORT_CONNECTIVITY ; Untyped ;
526 ; PORT_CLKENA2 ; PORT_CONNECTIVITY ; Untyped ;
527 ; PORT_CLKENA3 ; PORT_CONNECTIVITY ; Untyped ;
528 ; PORT_CLKENA4 ; PORT_CONNECTIVITY ; Untyped ;
529 ; PORT_CLKENA5 ; PORT_CONNECTIVITY ; Untyped ;
530 ; PORT_EXTCLKENA0 ; PORT_CONNECTIVITY ; Untyped ;
531 ; PORT_EXTCLKENA1 ; PORT_CONNECTIVITY ; Untyped ;
532 ; PORT_EXTCLKENA2 ; PORT_CONNECTIVITY ; Untyped ;
533 ; PORT_EXTCLKENA3 ; PORT_CONNECTIVITY ; Untyped ;
534 ; PORT_EXTCLK0 ; PORT_CONNECTIVITY ; Untyped ;
535 ; PORT_EXTCLK1 ; PORT_CONNECTIVITY ; Untyped ;
536 ; PORT_EXTCLK2 ; PORT_CONNECTIVITY ; Untyped ;
537 ; PORT_EXTCLK3 ; PORT_CONNECTIVITY ; Untyped ;
538 ; PORT_CLKBAD0 ; PORT_CONNECTIVITY ; Untyped ;
539 ; PORT_CLKBAD1 ; PORT_CONNECTIVITY ; Untyped ;
540 ; PORT_CLK0 ; PORT_CONNECTIVITY ; Untyped ;
541 ; PORT_CLK1 ; PORT_CONNECTIVITY ; Untyped ;
542 ; PORT_CLK2 ; PORT_CONNECTIVITY ; Untyped ;
543 ; PORT_CLK3 ; PORT_CONNECTIVITY ; Untyped ;
544 ; PORT_CLK4 ; PORT_CONNECTIVITY ; Untyped ;
545 ; PORT_CLK5 ; PORT_CONNECTIVITY ; Untyped ;
546 ; PORT_CLK6 ; PORT_UNUSED ; Untyped ;
547 ; PORT_CLK7 ; PORT_UNUSED ; Untyped ;
548 ; PORT_CLK8 ; PORT_UNUSED ; Untyped ;
549 ; PORT_CLK9 ; PORT_UNUSED ; Untyped ;
550 ; PORT_SCANDATA ; PORT_CONNECTIVITY ; Untyped ;
551 ; PORT_SCANDATAOUT ; PORT_CONNECTIVITY ; Untyped ;
552 ; PORT_SCANDONE ; PORT_CONNECTIVITY ; Untyped ;
553 ; PORT_SCLKOUT1 ; PORT_CONNECTIVITY ; Untyped ;
554 ; PORT_SCLKOUT0 ; PORT_CONNECTIVITY ; Untyped ;
555 ; PORT_ACTIVECLOCK ; PORT_CONNECTIVITY ; Untyped ;
556 ; PORT_CLKLOSS ; PORT_CONNECTIVITY ; Untyped ;
557 ; PORT_INCLK1 ; PORT_CONNECTIVITY ; Untyped ;
558 ; PORT_INCLK0 ; PORT_CONNECTIVITY ; Untyped ;
559 ; PORT_FBIN ; PORT_CONNECTIVITY ; Untyped ;
560 ; PORT_PLLENA ; PORT_CONNECTIVITY ; Untyped ;
561 ; PORT_CLKSWITCH ; PORT_CONNECTIVITY ; Untyped ;
562 ; PORT_ARESET ; PORT_CONNECTIVITY ; Untyped ;
563 ; PORT_PFDENA ; PORT_CONNECTIVITY ; Untyped ;
564 ; PORT_SCANCLK ; PORT_CONNECTIVITY ; Untyped ;
565 ; PORT_SCANACLR ; PORT_CONNECTIVITY ; Untyped ;
566 ; PORT_SCANREAD ; PORT_CONNECTIVITY ; Untyped ;
567 ; PORT_SCANWRITE ; PORT_CONNECTIVITY ; Untyped ;
568 ; PORT_ENABLE0 ; PORT_CONNECTIVITY ; Untyped ;
569 ; PORT_ENABLE1 ; PORT_CONNECTIVITY ; Untyped ;
570 ; PORT_LOCKED ; PORT_CONNECTIVITY ; Untyped ;
571 ; PORT_CONFIGUPDATE ; PORT_CONNECTIVITY ; Untyped ;
572 ; PORT_FBOUT ; PORT_CONNECTIVITY ; Untyped ;
573 ; PORT_PHASEDONE ; PORT_CONNECTIVITY ; Untyped ;
574 ; PORT_PHASESTEP ; PORT_CONNECTIVITY ; Untyped ;
575 ; PORT_PHASEUPDOWN ; PORT_CONNECTIVITY ; Untyped ;
576 ; PORT_SCANCLKENA ; PORT_CONNECTIVITY ; Untyped ;
577 ; PORT_PHASECOUNTERSELECT ; PORT_CONNECTIVITY ; Untyped ;
578 ; PORT_VCOOVERRANGE ; PORT_CONNECTIVITY ; Untyped ;
579 ; PORT_VCOUNDERRANGE ; PORT_CONNECTIVITY ; Untyped ;
580 ; M_TEST_SOURCE ; 5 ; Untyped ;
581 ; C0_TEST_SOURCE ; 5 ; Untyped ;
582 ; C1_TEST_SOURCE ; 5 ; Untyped ;
583 ; C2_TEST_SOURCE ; 5 ; Untyped ;
584 ; C3_TEST_SOURCE ; 5 ; Untyped ;
585 ; C4_TEST_SOURCE ; 5 ; Untyped ;
586 ; C5_TEST_SOURCE ; 5 ; Untyped ;
587 ; C6_TEST_SOURCE ; 5 ; Untyped ;
588 ; C7_TEST_SOURCE ; 5 ; Untyped ;
589 ; C8_TEST_SOURCE ; 5 ; Untyped ;
590 ; C9_TEST_SOURCE ; 5 ; Untyped ;
591 ; CBXI_PARAMETER ; NOTHING ; Untyped ;
592 ; VCO_FREQUENCY_CONTROL ; AUTO ; Untyped ;
593 ; VCO_PHASE_SHIFT_STEP ; 0 ; Untyped ;
594 ; WIDTH_CLOCK ; 6 ; Untyped ;
595 ; WIDTH_PHASECOUNTERSELECT ; 4 ; Untyped ;
596 ; USING_FBMIMICBIDIR_PORT ; OFF ; Untyped ;
597 ; DEVICE_FAMILY ; Stratix ; Untyped ;
598 ; SCAN_CHAIN_MIF_FILE ; UNUSED ; Untyped ;
599 ; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF ; Untyped ;
600 ; AUTO_CARRY_CHAINS ; ON ; AUTO_CARRY ;
601 ; IGNORE_CARRY_BUFFERS ; OFF ; IGNORE_CARRY ;
602 ; AUTO_CASCADE_CHAINS ; ON ; AUTO_CASCADE ;
603 ; IGNORE_CASCADE_BUFFERS ; OFF ; IGNORE_CASCADE ;
604 +-------------------------------+-------------------+-----------------------------+
605 Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
608 +--------------------------------------------------------------------+
609 ; altpll Parameter Settings by Entity Instance ;
610 +-------------------------------+------------------------------------+
612 +-------------------------------+------------------------------------+
613 ; Number of entity instances ; 1 ;
614 ; Entity Instance ; vpll:inst1|altpll:altpll_component ;
615 ; -- OPERATION_MODE ; NORMAL ;
616 ; -- PLL_TYPE ; AUTO ;
617 ; -- PRIMARY_CLOCK ; INCLK0 ;
618 ; -- INCLK0_INPUT_FREQUENCY ; 30003 ;
619 ; -- INCLK1_INPUT_FREQUENCY ; 0 ;
620 ; -- VCO_MULTIPLY_BY ; 0 ;
621 ; -- VCO_DIVIDE_BY ; 0 ;
622 +-------------------------------+------------------------------------+
625 +-------------------------------+
626 ; Analysis & Synthesis Messages ;
627 +-------------------------------+
628 Info: *******************************************************************
629 Info: Running Quartus II Analysis & Synthesis
630 Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
631 Info: Processing started: Tue Nov 3 17:36:33 2009
632 Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_pll -c vga_pll
633 Info: Revision "vga_pll" was previously opened in Quartus II software version 6.0. Created Quartus II Default Settings File /homes/burban/didelu/dide_16/bsp4/Designflow/ppr/download/vga_pll_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 6.0.
634 Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /opt/quartus/quartus/linux/assignment_defaults.qdf
635 Info: Found 1 design units, including 1 entities, in source file ../../src/vga_pll.bdf
636 Info: Found entity 1: vga_pll
637 Info: Found 3 design units, including 3 entities, in source file ../../syn/rev_1/vga.vqm
638 Info: Found entity 1: vga_driver
639 Info: Found entity 2: vga_control
640 Info: Found entity 3: vga
641 Info: Found 2 design units, including 1 entities, in source file ../../src/vpll.vhd
642 Info: Found design unit 1: vpll-SYN
643 Info: Found entity 1: vpll
644 Info: Elaborating entity "vga_pll" for the top level hierarchy
645 Info: Elaborating entity "vga" for hierarchy "vga:inst"
646 Info: Elaborating entity "vga_driver" for hierarchy "vga:inst|vga_driver:vga_driver_unit"
647 Info: Elaborating entity "vga_control" for hierarchy "vga:inst|vga_control:vga_control_unit"
648 Info: Elaborating entity "vpll" for hierarchy "vpll:inst1"
649 Warning (10036): Verilog HDL or VHDL warning at vpll.vhd(73): object "locked" assigned a value but never read
650 Info: Elaborating entity "altpll" for hierarchy "vpll:inst1|altpll:altpll_component"
651 Info: Elaborated megafunction instantiation "vpll:inst1|altpll:altpll_component"
652 Info: Instantiated megafunction "vpll:inst1|altpll:altpll_component" with the following parameter:
653 Info: Parameter "bandwidth_type" = "AUTO"
654 Info: Parameter "clk0_duty_cycle" = "50"
655 Info: Parameter "lpm_type" = "altpll"
656 Info: Parameter "clk0_multiply_by" = "5435"
657 Info: Parameter "invalid_lock_multiplier" = "5"
658 Info: Parameter "inclk0_input_frequency" = "30003"
659 Info: Parameter "gate_lock_signal" = "NO"
660 Info: Parameter "clk0_divide_by" = "6666"
661 Info: Parameter "pll_type" = "AUTO"
662 Info: Parameter "valid_lock_multiplier" = "1"
663 Info: Parameter "clk0_time_delay" = "0"
664 Info: Parameter "spread_frequency" = "0"
665 Info: Parameter "intended_device_family" = "Stratix"
666 Info: Parameter "operation_mode" = "NORMAL"
667 Info: Parameter "compensate_clock" = "CLK0"
668 Info: Parameter "clk0_phase_shift" = "0"
669 Info: WYSIWYG I/O primitives converted to equivalent logic
670 Info: WYSIWYG I/O primitive "vga:inst|clk_pin_in" converted to equivalent logic
671 Info: Found the following redundant logic cells in design
672 Info (17048): Logic cell "vga:inst|vga_control:vga_control_unit|toggle_sig_0_0_0_g1"
673 Info: Implemented 293 device resources after synthesis - the final resource count might be different
674 Info: Implemented 2 input pins
675 Info: Implemented 115 output pins
676 Info: Implemented 175 logic cells
677 Info: Implemented 1 ClockLock PLLs
678 Warning: Output port clk0 of PLL "vpll:inst1|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
679 Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
680 Info: Peak virtual memory: 204 megabytes
681 Info: Processing ended: Tue Nov 3 17:36:38 2009
682 Info: Elapsed time: 00:00:05
683 Info: Total CPU time (on all processors): 00:00:04
projects / dide_16.git / blob