7 * Common technology hardware dram init support functions
9 * @xrefitem bom "File Content Label" "Release Content"
11 * @e sub-project: (Mem/Tech)
12 * @e \$Revision: 56279 $ @e \$Date: 2011-07-11 13:11:28 -0600 (Mon, 11 Jul 2011) $
15 /*****************************************************************************
17 * Copyright (C) 2012 Advanced Micro Devices, Inc.
18 * All rights reserved.
20 * Redistribution and use in source and binary forms, with or without
21 * modification, are permitted provided that the following conditions are met:
22 * * Redistributions of source code must retain the above copyright
23 * notice, this list of conditions and the following disclaimer.
24 * * Redistributions in binary form must reproduce the above copyright
25 * notice, this list of conditions and the following disclaimer in the
26 * documentation and/or other materials provided with the distribution.
27 * * Neither the name of Advanced Micro Devices, Inc. nor the names of
28 * its contributors may be used to endorse or promote products derived
29 * from this software without specific prior written permission.
31 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
32 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
33 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
34 * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
35 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
36 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
37 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
38 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
39 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
40 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
42 * ***************************************************************************
47 *----------------------------------------------------------------------------
50 *----------------------------------------------------------------------------
64 #define FILECODE PROC_MEM_TECH_MTHDI_FILECODE
65 /*----------------------------------------------------------------------------
66 * DEFINITIONS AND MACROS
68 *----------------------------------------------------------------------------
71 /*----------------------------------------------------------------------------
72 * TYPEDEFS AND STRUCTURES
74 *----------------------------------------------------------------------------
77 /*----------------------------------------------------------------------------
78 * PROTOTYPES OF LOCAL FUNCTIONS
80 *----------------------------------------------------------------------------
83 /*----------------------------------------------------------------------------
86 *----------------------------------------------------------------------------
89 /* -----------------------------------------------------------------------------*/
92 * This function initiates Hardware based dram initialization for both DCTs
95 * @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
101 IN OUT MEM_TECH_BLOCK *TechPtr
107 NBPtr = TechPtr->NBPtr;
109 NBPtr->BrdcstSet (NBPtr, BFInitDram, 1);
110 // Phy fence training
111 AGESA_TESTPOINT (TpProcMemPhyFenceTraining, &(NBPtr->MemPtr->StdHeader));
112 for (Dct = 0; Dct < NBPtr->DctCount; Dct++) {
113 NBPtr->SwitchDCT (NBPtr, Dct);
114 if (NBPtr->DCTPtr->Timings.DctMemSize != 0) {
115 IDS_HDT_CONSOLE (MEM_STATUS, "\tDct %d\n", Dct);
116 NBPtr->PhyFenceTraining (NBPtr);
121 /*----------------------------------------------------------------------------
124 *----------------------------------------------------------------------------