7 * Feature enable online spare
9 * @xrefitem bom "File Content Label" "Release Content"
11 * @e sub-project: (Mem/Feat/Olspare)
12 * @e \$Revision: 44324 $ @e \$Date: 2010-12-22 02:16:51 -0700 (Wed, 22 Dec 2010) $
15 /*****************************************************************************
17 * Copyright (C) 2012 Advanced Micro Devices, Inc.
18 * All rights reserved.
20 * Redistribution and use in source and binary forms, with or without
21 * modification, are permitted provided that the following conditions are met:
22 * * Redistributions of source code must retain the above copyright
23 * notice, this list of conditions and the following disclaimer.
24 * * Redistributions in binary form must reproduce the above copyright
25 * notice, this list of conditions and the following disclaimer in the
26 * documentation and/or other materials provided with the distribution.
27 * * Neither the name of Advanced Micro Devices, Inc. nor the names of
28 * its contributors may be used to endorse or promote products derived
29 * from this software without specific prior written permission.
31 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
32 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
33 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
34 * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
35 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
36 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
37 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
38 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
39 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
40 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
42 * ***************************************************************************
47 *----------------------------------------------------------------------------
50 *----------------------------------------------------------------------------
62 #include "GeneralServices.h"
66 #define FILECODE PROC_MEM_FEAT_OLSPARE_MFSPR_FILECODE
67 /*----------------------------------------------------------------------------
68 * DEFINITIONS AND MACROS
70 *----------------------------------------------------------------------------
73 /*----------------------------------------------------------------------------
74 * TYPEDEFS AND STRUCTURES
76 *----------------------------------------------------------------------------
79 /*----------------------------------------------------------------------------
80 * PROTOTYPES OF LOCAL FUNCTIONS
82 *----------------------------------------------------------------------------
85 /*----------------------------------------------------------------------------
88 *----------------------------------------------------------------------------
91 /* -----------------------------------------------------------------------------*/
94 * Enable online spare on current node if it is requested.
96 * @param[in,out] *NBPtr - Pointer to the MEM_NB_BLOCK
98 * @return TRUE - This feature is enabled.
99 * @return FALSE - This feature is not enabled.
104 IN OUT MEM_NB_BLOCK *NBPtr
111 BOOLEAN OnlineSprEnabled[MAX_CHANNELS_PER_SOCKET];
113 MEM_PARAMETER_STRUCT *RefPtr;
116 ASSERT (NBPtr != NULL);
118 RefPtr = NBPtr->RefPtr;
120 if (RefPtr->EnableOnLineSpareCtl != 0) {
121 RefPtr->GStatus[GsbEnDIMMSpareNW] = TRUE;
122 MCTPtr = NBPtr->MCTPtr;
124 // Check if online spare can be enabled on current node
125 for (Dct = 0; Dct < NBPtr->DctCount; Dct++) {
126 ASSERT (Dct < sizeof (OnlineSprEnabled));
127 NBPtr->SwitchDCT (NBPtr, Dct);
128 OnlineSprEnabled[Dct] = FALSE;
129 if ((MCTPtr->GangedMode == 0) || (MCTPtr->Dct == 0)) {
130 if (NBPtr->DCTPtr->Timings.DctMemSize != 0) {
131 // Make sure at least two chip-selects are available
132 Value8 = LibAmdBitScanReverse (NBPtr->DCTPtr->Timings.CsEnabled);
133 if (Value8 > LibAmdBitScanForward (NBPtr->DCTPtr->Timings.CsEnabled)) {
134 OnlineSprEnabled[Dct] = TRUE;
137 PutEventLog (AGESA_ERROR, MEM_ERROR_DIMM_SPARING_NOT_ENABLED, NBPtr->Node, NBPtr->Dct, NBPtr->Channel, 0, &NBPtr->MemPtr->StdHeader);
138 MCTPtr->ErrStatus[EsbSpareDis] = TRUE;
144 // If we don't have spared rank on any DCT, we don't run the rest part of the code.
149 MCTPtr->NodeMemSize = 0;
150 for (Dct = 0; Dct < NBPtr->DctCount; Dct++) {
151 NBPtr->SwitchDCT (NBPtr, Dct);
152 if (OnlineSprEnabled[Dct]) {
153 // Only run StitchMemory if we need to set a spare rank.
154 NBPtr->DCTPtr->Timings.DctMemSize = 0;
155 for (q = 0; q < MAX_CS_PER_CHANNEL; q++) {
156 NBPtr->SetBitField (NBPtr, BFCSBaseAddr0Reg + q, 0);
158 Flag = NBPtr->StitchMemory (NBPtr);
159 ASSERT (Flag == TRUE);
160 } else if ((MCTPtr->GangedMode == 0) && (NBPtr->DCTPtr->Timings.DctMemSize != 0)) {
161 // Otherwise, need to adjust the memory size on the node.
162 MCTPtr->NodeMemSize += NBPtr->DCTPtr->Timings.DctMemSize;
163 MCTPtr->NodeSysLimit = MCTPtr->NodeMemSize - 1;