1 #include <cpu/k8/mtrr.h>
5 #define DRAM_CSBASE 0x40
6 #define DRAM_CSMASK 0x60
7 #define DRAM_BANK_ADDR_MAP 0x80
8 #define DRAM_TIMING_LOW 0x88
9 #define DTL_TCL_SHIFT 0
10 #define DTL_TCL_MASK 0x7
14 #define DTL_TRC_SHIFT 4
15 #define DTL_TRC_MASK 0xf
16 #define DTL_TRC_BASE 7
18 #define DTL_TRC_MAX 22
19 #define DTL_TRFC_SHIFT 8
20 #define DTL_TRFC_MASK 0xf
21 #define DTL_TRFC_BASE 9
22 #define DTL_TRFC_MIN 9
23 #define DTL_TRFC_MAX 24
24 #define DTL_TRCD_SHIFT 12
25 #define DTL_TRCD_MASK 0x7
26 #define DTL_TRCD_BASE 0
27 #define DTL_TRCD_MIN 2
28 #define DTL_TRCD_MAX 6
29 #define DTL_TRRD_SHIFT 16
30 #define DTL_TRRD_MASK 0x7
31 #define DTL_TRRD_BASE 0
32 #define DTL_TRRD_MIN 2
33 #define DTL_TRRD_MAX 4
34 #define DTL_TRAS_SHIFT 20
35 #define DTL_TRAS_MASK 0xf
36 #define DTL_TRAS_BASE 0
37 #define DTL_TRAS_MIN 5
38 #define DTL_TRAS_MAX 15
39 #define DTL_TRP_SHIFT 24
40 #define DTL_TRP_MASK 0x7
41 #define DTL_TRP_BASE 0
44 #define DTL_TWR_SHIFT 28
45 #define DTL_TWR_MASK 0x1
46 #define DTL_TWR_BASE 2
49 #define DRAM_TIMING_HIGH 0x8c
50 #define DTH_TWTR_SHIFT 0
51 #define DTH_TWTR_MASK 0x1
52 #define DTH_TWTR_BASE 1
53 #define DTH_TWTR_MIN 1
54 #define DTH_TWTR_MAX 2
55 #define DTH_TRWT_SHIFT 4
56 #define DTH_TRWT_MASK 0x7
57 #define DTH_TRWT_BASE 1
58 #define DTH_TRWT_MIN 1
59 #define DTH_TRWT_MAX 6
60 #define DTH_TREF_SHIFT 8
61 #define DTH_TREF_MASK 0x1f
62 #define DTH_TREF_100MHZ_4K 0x00
63 #define DTH_TREF_133MHZ_4K 0x01
64 #define DTH_TREF_166MHZ_4K 0x02
65 #define DTH_TREF_200MHZ_4K 0x03
66 #define DTH_TREF_100MHZ_8K 0x08
67 #define DTH_TREF_133MHZ_8K 0x09
68 #define DTH_TREF_166MHZ_8K 0x0A
69 #define DTH_TREF_200MHZ_8K 0x0B
70 #define DTH_TWCL_SHIFT 20
71 #define DTH_TWCL_MASK 0x7
72 #define DTH_TWCL_BASE 1
73 #define DTH_TWCL_MIN 1
74 #define DTH_TWCL_MAX 2
75 #define DRAM_CONFIG_LOW 0x90
76 #define DCL_DLL_Disable (1<<0)
77 #define DCL_D_DRV (1<<1)
78 #define DCL_QFC_EN (1<<2)
79 #define DCL_DisDqsHys (1<<3)
80 #define DCL_DramInit (1<<8)
81 #define DCL_DramEnable (1<<10)
82 #define DCL_MemClrStatus (1<<11)
83 #define DCL_ESR (1<<12)
84 #define DCL_SRS (1<<13)
85 #define DCL_128BitEn (1<<16)
86 #define DCL_DimmEccEn (1<<17)
87 #define DCL_UnBufDimm (1<<18)
88 #define DCL_32ByteEn (1<<19)
89 #define DCL_x4DIMM_SHIFT 20
90 #define DRAM_CONFIG_HIGH 0x94
91 #define DCH_ASYNC_LAT_SHIFT 0
92 #define DCH_ASYNC_LAT_MASK 0xf
93 #define DCH_ASYNC_LAT_BASE 0
94 #define DCH_ASYNC_LAT_MIN 0
95 #define DCH_ASYNC_LAT_MAX 15
96 #define DCH_RDPREAMBLE_SHIFT 8
97 #define DCH_RDPREAMBLE_MASK 0xf
98 #define DCH_RDPREAMBLE_BASE ((2<<1)+0) /* 2.0 ns */
99 #define DCH_RDPREAMBLE_MIN ((2<<1)+0) /* 2.0 ns */
100 #define DCH_RDPREAMBLE_MAX ((9<<1)+1) /* 9.5 ns */
101 #define DCH_IDLE_LIMIT_SHIFT 16
102 #define DCH_IDLE_LIMIT_MASK 0x7
103 #define DCH_IDLE_LIMIT_0 0
104 #define DCH_IDLE_LIMIT_4 1
105 #define DCH_IDLE_LIMIT_8 2
106 #define DCH_IDLE_LIMIT_16 3
107 #define DCH_IDLE_LIMIT_32 4
108 #define DCH_IDLE_LIMIT_64 5
109 #define DCH_IDLE_LIMIT_128 6
110 #define DCH_IDLE_LIMIT_256 7
111 #define DCH_DYN_IDLE_CTR_EN (1 << 19)
112 #define DCH_MEMCLK_SHIFT 20
113 #define DCH_MEMCLK_MASK 0x7
114 #define DCH_MEMCLK_100MHZ 0
115 #define DCH_MEMCLK_133MHZ 2
116 #define DCH_MEMCLK_166MHZ 5
117 #define DCH_MEMCLK_200MHZ 7
118 #define DCH_MEMCLK_VALID (1 << 25)
119 #define DCH_MEMCLK_EN0 (1 << 26)
120 #define DCH_MEMCLK_EN1 (1 << 27)
121 #define DCH_MEMCLK_EN2 (1 << 28)
122 #define DCH_MEMCLK_EN3 (1 << 29)
125 #define SCRUB_CONTROL 0x58
129 #define SCRUB_160ns 3
130 #define SCRUB_320ns 4
131 #define SCRUB_640ns 5
132 #define SCRUB_1_28us 6
133 #define SCRUB_2_56us 7
134 #define SCRUB_5_12us 8
135 #define SCRUB_10_2us 9
136 #define SCRUB_20_5us 10
137 #define SCRUB_41_0us 11
138 #define SCRUB_81_9us 12
139 #define SCRUB_163_8us 13
140 #define SCRUB_327_7us 14
141 #define SCRUB_655_4us 15
142 #define SCRUB_1_31ms 16
143 #define SCRUB_2_62ms 17
144 #define SCRUB_5_24ms 18
145 #define SCRUB_10_49ms 19
146 #define SCRUB_20_97ms 20
147 #define SCRUB_42ms 21
148 #define SCRUB_84ms 22
149 #define SC_DRAM_SCRUB_RATE_SHFIT 0
150 #define SC_DRAM_SCRUB_RATE_MASK 0x1f
151 #define SC_L2_SCRUB_RATE_SHIFT 8
152 #define SC_L2_SCRUB_RATE_MASK 0x1f
153 #define SC_L1D_SCRUB_RATE_SHIFT 16
154 #define SC_L1D_SCRUB_RATE_MASK 0x1f
155 #define SCRUB_ADDR_LOW 0x5C
156 #define SCRUB_ADDR_HIGH 0x60
157 #define NORTHBRIDGE_CAP 0xE8
158 #define NBCAP_128Bit 0x0001
159 #define NBCAP_MP 0x0002
160 #define NBCAP_BIG_MP 0x0004
161 #define NBCAP_ECC 0x0004
162 #define NBCAP_CHIPKILL_ECC 0x0010
163 #define NBCAP_MEMCLK_SHIFT 5
164 #define NBCAP_MEMCLK_MASK 3
165 #define NBCAP_MEMCLK_100MHZ 3
166 #define NBCAP_MEMCLK_133MHZ 2
167 #define NBCAP_MEMCLK_166MHZ 1
168 #define NBCAP_MEMCLK_200MHZ 0
169 #define NBCAP_MEMCTRL 0x0100
172 static void setup_resource_map(const unsigned int *register_values, int max)
175 print_debug("setting up resource map....\r\n");
176 for(i = 0; i < max; i += 3) {
181 print_debug_hex32(register_values[i]);
183 print_debug_hex32(register_values[i+2]);
186 dev = register_values[i] & ~0xff;
187 where = register_values[i] & 0xff;
188 reg = pci_read_config32(dev, where);
189 reg &= register_values[i+1];
190 reg |= register_values[i+2];
191 pci_write_config32(dev, where, reg);
193 reg = pci_read_config32(register_values[i]);
194 reg &= register_values[i+1];
195 reg |= register_values[i+2] & ~register_values[i+1];
196 pci_write_config32(register_values[i], reg);
199 print_debug("done.\r\n");
202 static void setup_default_resource_map(void)
204 static const unsigned int register_values[] = {
205 /* Careful set limit registers before base registers which contain the enables */
206 /* DRAM Limit i Registers
215 * [ 2: 0] Destination Node ID
225 * [10: 8] Interleave select
226 * specifies the values of A[14:12] to use with interleave enable.
228 * [31:16] DRAM Limit Address i Bits 39-24
229 * This field defines the upper address bits of a 40 bit address
230 * that define the end of the DRAM region.
232 PCI_ADDR(0, 0x18, 1, 0x44), 0x0000f8f8, 0x00000000,
233 PCI_ADDR(0, 0x18, 1, 0x4C), 0x0000f8f8, 0x00000001,
234 PCI_ADDR(0, 0x18, 1, 0x54), 0x0000f8f8, 0x00000002,
235 PCI_ADDR(0, 0x18, 1, 0x5C), 0x0000f8f8, 0x00000003,
236 PCI_ADDR(0, 0x18, 1, 0x64), 0x0000f8f8, 0x00000004,
237 PCI_ADDR(0, 0x18, 1, 0x6C), 0x0000f8f8, 0x00000005,
238 PCI_ADDR(0, 0x18, 1, 0x74), 0x0000f8f8, 0x00000006,
239 PCI_ADDR(0, 0x18, 1, 0x7C), 0x0000f8f8, 0x00000007,
240 /* DRAM Base i Registers
249 * [ 0: 0] Read Enable
252 * [ 1: 1] Write Enable
253 * 0 = Writes Disabled
256 * [10: 8] Interleave Enable
257 * 000 = No interleave
258 * 001 = Interleave on A[12] (2 nodes)
260 * 011 = Interleave on A[12] and A[14] (4 nodes)
264 * 111 = Interleve on A[12] and A[13] and A[14] (8 nodes)
266 * [13:16] DRAM Base Address i Bits 39-24
267 * This field defines the upper address bits of a 40-bit address
268 * that define the start of the DRAM region.
270 PCI_ADDR(0, 0x18, 1, 0x40), 0x0000f8fc, 0x00000000,
271 PCI_ADDR(0, 0x18, 1, 0x48), 0x0000f8fc, 0x00000000,
272 PCI_ADDR(0, 0x18, 1, 0x50), 0x0000f8fc, 0x00000000,
273 PCI_ADDR(0, 0x18, 1, 0x58), 0x0000f8fc, 0x00000000,
274 PCI_ADDR(0, 0x18, 1, 0x60), 0x0000f8fc, 0x00000000,
275 PCI_ADDR(0, 0x18, 1, 0x68), 0x0000f8fc, 0x00000000,
276 PCI_ADDR(0, 0x18, 1, 0x70), 0x0000f8fc, 0x00000000,
277 PCI_ADDR(0, 0x18, 1, 0x78), 0x0000f8fc, 0x00000000,
279 /* Memory-Mapped I/O Limit i Registers
288 * [ 2: 0] Destination Node ID
298 * [ 5: 4] Destination Link ID
305 * 0 = CPU writes may be posted
306 * 1 = CPU writes must be non-posted
307 * [31: 8] Memory-Mapped I/O Limit Address i (39-16)
308 * This field defines the upp adddress bits of a 40-bit address that
309 * defines the end of a memory-mapped I/O region n
311 PCI_ADDR(0, 0x18, 1, 0x84), 0x00000048, 0x00000000,
312 PCI_ADDR(0, 0x18, 1, 0x8C), 0x00000048, 0x00000000,
313 PCI_ADDR(0, 0x18, 1, 0x94), 0x00000048, 0x00000000,
314 PCI_ADDR(0, 0x18, 1, 0x9C), 0x00000048, 0x00000000,
315 PCI_ADDR(0, 0x18, 1, 0xA4), 0x00000048, 0x00000000,
316 PCI_ADDR(0, 0x18, 1, 0xAC), 0x00000048, 0x00000000,
317 PCI_ADDR(0, 0x18, 1, 0xB4), 0x00000048, 0x00000000,
318 PCI_ADDR(0, 0x18, 1, 0xBC), 0x00000048, 0x00ffff00,
320 /* Memory-Mapped I/O Base i Registers
329 * [ 0: 0] Read Enable
332 * [ 1: 1] Write Enable
333 * 0 = Writes disabled
335 * [ 2: 2] Cpu Disable
336 * 0 = Cpu can use this I/O range
337 * 1 = Cpu requests do not use this I/O range
339 * 0 = base/limit registers i are read/write
340 * 1 = base/limit registers i are read-only
342 * [31: 8] Memory-Mapped I/O Base Address i (39-16)
343 * This field defines the upper address bits of a 40bit address
344 * that defines the start of memory-mapped I/O region i
346 PCI_ADDR(0, 0x18, 1, 0x80), 0x000000f0, 0x00000000,
347 PCI_ADDR(0, 0x18, 1, 0x88), 0x000000f0, 0x00000000,
348 PCI_ADDR(0, 0x18, 1, 0x90), 0x000000f0, 0x00000000,
349 PCI_ADDR(0, 0x18, 1, 0x98), 0x000000f0, 0x00000000,
350 PCI_ADDR(0, 0x18, 1, 0xA0), 0x000000f0, 0x00000000,
351 PCI_ADDR(0, 0x18, 1, 0xA8), 0x000000f0, 0x00000000,
352 PCI_ADDR(0, 0x18, 1, 0xB0), 0x000000f0, 0x00000000,
353 PCI_ADDR(0, 0x18, 1, 0xB8), 0x000000f0, 0x00fc0003,
355 /* PCI I/O Limit i Registers
360 * [ 2: 0] Destination Node ID
370 * [ 5: 4] Destination Link ID
376 * [24:12] PCI I/O Limit Address i
377 * This field defines the end of PCI I/O region n
380 PCI_ADDR(0, 0x18, 1, 0xC4), 0xFE000FC8, 0x01fff000,
381 PCI_ADDR(0, 0x18, 1, 0xCC), 0xFE000FC8, 0x00000000,
382 PCI_ADDR(0, 0x18, 1, 0xD4), 0xFE000FC8, 0x00000000,
383 PCI_ADDR(0, 0x18, 1, 0xDC), 0xFE000FC8, 0x00000000,
385 /* PCI I/O Base i Registers
390 * [ 0: 0] Read Enable
393 * [ 1: 1] Write Enable
394 * 0 = Writes Disabled
398 * 0 = VGA matches Disabled
399 * 1 = matches all address < 64K and where A[9:0] is in the
400 * range 3B0-3BB or 3C0-3DF independen of the base & limit registers
402 * 0 = ISA matches Disabled
403 * 1 = Blocks address < 64K and in the last 768 bytes of eack 1K block
404 * from matching agains this base/limit pair
406 * [24:12] PCI I/O Base i
407 * This field defines the start of PCI I/O region n
410 PCI_ADDR(0, 0x18, 1, 0xC0), 0xFE000FCC, 0x00000003,
411 PCI_ADDR(0, 0x18, 1, 0xC8), 0xFE000FCC, 0x00000000,
412 PCI_ADDR(0, 0x18, 1, 0xD0), 0xFE000FCC, 0x00000000,
413 PCI_ADDR(0, 0x18, 1, 0xD8), 0xFE000FCC, 0x00000000,
415 /* Config Base and Limit i Registers
420 * [ 0: 0] Read Enable
423 * [ 1: 1] Write Enable
424 * 0 = Writes Disabled
426 * [ 2: 2] Device Number Compare Enable
427 * 0 = The ranges are based on bus number
428 * 1 = The ranges are ranges of devices on bus 0
430 * [ 6: 4] Destination Node
440 * [ 9: 8] Destination Link
446 * [23:16] Bus Number Base i
447 * This field defines the lowest bus number in configuration region i
448 * [31:24] Bus Number Limit i
449 * This field defines the highest bus number in configuration regin i
451 PCI_ADDR(0, 0x18, 1, 0xE0), 0x0000FC88, 0xff000003,
452 PCI_ADDR(0, 0x18, 1, 0xE4), 0x0000FC88, 0x00000000,
453 PCI_ADDR(0, 0x18, 1, 0xE8), 0x0000FC88, 0x00000000,
454 PCI_ADDR(0, 0x18, 1, 0xEC), 0x0000FC88, 0x00000000,
457 max = sizeof(register_values)/sizeof(register_values[0]);
458 setup_resource_map(register_values, max);
461 static void sdram_set_registers(const struct mem_controller *ctrl)
463 static const unsigned int register_values[] = {
465 /* Careful set limit registers before base registers which contain the enables */
466 /* DRAM Limit i Registers
475 * [ 2: 0] Destination Node ID
485 * [10: 8] Interleave select
486 * specifies the values of A[14:12] to use with interleave enable.
488 * [31:16] DRAM Limit Address i Bits 39-24
489 * This field defines the upper address bits of a 40 bit address
490 * that define the end of the DRAM region.
492 PCI_ADDR(0, 0x18, 1, 0x44), 0x0000f8f8, 0x00000000,
493 PCI_ADDR(0, 0x18, 1, 0x4C), 0x0000f8f8, 0x00000001,
494 PCI_ADDR(0, 0x18, 1, 0x54), 0x0000f8f8, 0x00000002,
495 PCI_ADDR(0, 0x18, 1, 0x5C), 0x0000f8f8, 0x00000003,
496 PCI_ADDR(0, 0x18, 1, 0x64), 0x0000f8f8, 0x00000004,
497 PCI_ADDR(0, 0x18, 1, 0x6C), 0x0000f8f8, 0x00000005,
498 PCI_ADDR(0, 0x18, 1, 0x74), 0x0000f8f8, 0x00000006,
499 PCI_ADDR(0, 0x18, 1, 0x7C), 0x0000f8f8, 0x00000007,
500 /* DRAM Base i Registers
509 * [ 0: 0] Read Enable
512 * [ 1: 1] Write Enable
513 * 0 = Writes Disabled
516 * [10: 8] Interleave Enable
517 * 000 = No interleave
518 * 001 = Interleave on A[12] (2 nodes)
520 * 011 = Interleave on A[12] and A[14] (4 nodes)
524 * 111 = Interleve on A[12] and A[13] and A[14] (8 nodes)
526 * [13:16] DRAM Base Address i Bits 39-24
527 * This field defines the upper address bits of a 40-bit address
528 * that define the start of the DRAM region.
530 PCI_ADDR(0, 0x18, 1, 0x40), 0x0000f8fc, 0x00000000,
531 PCI_ADDR(0, 0x18, 1, 0x48), 0x0000f8fc, 0x00000000,
532 PCI_ADDR(0, 0x18, 1, 0x50), 0x0000f8fc, 0x00000000,
533 PCI_ADDR(0, 0x18, 1, 0x58), 0x0000f8fc, 0x00000000,
534 PCI_ADDR(0, 0x18, 1, 0x60), 0x0000f8fc, 0x00000000,
535 PCI_ADDR(0, 0x18, 1, 0x68), 0x0000f8fc, 0x00000000,
536 PCI_ADDR(0, 0x18, 1, 0x70), 0x0000f8fc, 0x00000000,
537 PCI_ADDR(0, 0x18, 1, 0x78), 0x0000f8fc, 0x00000000,
539 /* DRAM CS Base Address i Registers
548 * [ 0: 0] Chip-Select Bank Enable
552 * [15: 9] Base Address (19-13)
553 * An optimization used when all DIMM are the same size...
555 * [31:21] Base Address (35-25)
556 * This field defines the top 11 addresses bit of a 40-bit
557 * address that define the memory address space. These
558 * bits decode 32-MByte blocks of memory.
560 PCI_ADDR(0, 0x18, 2, 0x40), 0x001f01fe, 0x00000000,
561 PCI_ADDR(0, 0x18, 2, 0x44), 0x001f01fe, 0x00000000,
562 PCI_ADDR(0, 0x18, 2, 0x48), 0x001f01fe, 0x00000000,
563 PCI_ADDR(0, 0x18, 2, 0x4C), 0x001f01fe, 0x00000000,
564 PCI_ADDR(0, 0x18, 2, 0x50), 0x001f01fe, 0x00000000,
565 PCI_ADDR(0, 0x18, 2, 0x54), 0x001f01fe, 0x00000000,
566 PCI_ADDR(0, 0x18, 2, 0x58), 0x001f01fe, 0x00000000,
567 PCI_ADDR(0, 0x18, 2, 0x5C), 0x001f01fe, 0x00000000,
568 /* DRAM CS Mask Address i Registers
577 * Select bits to exclude from comparison with the DRAM Base address register.
579 * [15: 9] Address Mask (19-13)
580 * Address to be excluded from the optimized case
582 * [29:21] Address Mask (33-25)
583 * The bits with an address mask of 1 are excluded from address comparison
587 PCI_ADDR(0, 0x18, 2, 0x60), 0xC01f01ff, 0x00000000,
588 PCI_ADDR(0, 0x18, 2, 0x64), 0xC01f01ff, 0x00000000,
589 PCI_ADDR(0, 0x18, 2, 0x68), 0xC01f01ff, 0x00000000,
590 PCI_ADDR(0, 0x18, 2, 0x6C), 0xC01f01ff, 0x00000000,
591 PCI_ADDR(0, 0x18, 2, 0x70), 0xC01f01ff, 0x00000000,
592 PCI_ADDR(0, 0x18, 2, 0x74), 0xC01f01ff, 0x00000000,
593 PCI_ADDR(0, 0x18, 2, 0x78), 0xC01f01ff, 0x00000000,
594 PCI_ADDR(0, 0x18, 2, 0x7C), 0xC01f01ff, 0x00000000,
595 /* DRAM Bank Address Mapping Register
597 * Specify the memory module size
602 * 000 = 32Mbyte (Rows = 12 & Col = 8)
603 * 001 = 64Mbyte (Rows = 12 & Col = 9)
604 * 010 = 128Mbyte (Rows = 13 & Col = 9)|(Rows = 12 & Col = 10)
605 * 011 = 256Mbyte (Rows = 13 & Col = 10)|(Rows = 12 & Col = 11)
606 * 100 = 512Mbyte (Rows = 13 & Col = 11)|(Rows = 14 & Col = 10)
607 * 101 = 1Gbyte (Rows = 14 & Col = 11)|(Rows = 13 & Col = 12)
608 * 110 = 2Gbyte (Rows = 14 & Col = 12)
615 PCI_ADDR(0, 0x18, 2, 0x80), 0xffff8888, 0x00000000,
616 /* DRAM Timing Low Register
618 * [ 2: 0] Tcl (Cas# Latency, Cas# to read-data-valid)
628 * [ 7: 4] Trc (Row Cycle Time, Ras#-active to Ras#-active/bank auto refresh)
629 * 0000 = 7 bus clocks
630 * 0001 = 8 bus clocks
632 * 1110 = 21 bus clocks
633 * 1111 = 22 bus clocks
634 * [11: 8] Trfc (Row refresh Cycle time, Auto-refresh-active to RAS#-active or RAS#auto-refresh)
635 * 0000 = 9 bus clocks
636 * 0010 = 10 bus clocks
638 * 1110 = 23 bus clocks
639 * 1111 = 24 bus clocks
640 * [14:12] Trcd (Ras#-active to Case#-read/write Delay)
650 * [18:16] Trrd (Ras# to Ras# Delay)
660 * [23:20] Tras (Minmum Ras# Active Time)
661 * 0000 to 0100 = reserved
662 * 0101 = 5 bus clocks
664 * 1111 = 15 bus clocks
665 * [26:24] Trp (Row Precharge Time)
675 * [28:28] Twr (Write Recovery Time)
680 PCI_ADDR(0, 0x18, 2, 0x88), 0xe8088008, 0x02522001 /* 0x03623125 */ ,
681 /* DRAM Timing High Register
683 * [ 0: 0] Twtr (Write to Read Delay)
687 * [ 6: 4] Trwt (Read to Write Delay)
697 * [12: 8] Tref (Refresh Rate)
698 * 00000 = 100Mhz 4K rows
699 * 00001 = 133Mhz 4K rows
700 * 00010 = 166Mhz 4K rows
701 * 00011 = 200Mhz 4K rows
702 * 01000 = 100Mhz 8K/16K rows
703 * 01001 = 133Mhz 8K/16K rows
704 * 01010 = 166Mhz 8K/16K rows
705 * 01011 = 200Mhz 8K/16K rows
707 * [22:20] Twcl (Write CAS Latency)
708 * 000 = 1 Mem clock after CAS# (Unbuffered Dimms)
709 * 001 = 2 Mem clocks after CAS# (Registered Dimms)
712 PCI_ADDR(0, 0x18, 2, 0x8c), 0xff8fe08e, (0 << 20)|(0 << 8)|(0 << 4)|(0 << 0),
713 /* DRAM Config Low Register
715 * [ 0: 0] DLL Disable
724 * [ 3: 3] Disable DQS Hystersis (FIXME handle this one carefully)
725 * 0 = Enable DQS input filter
726 * 1 = Disable DQS input filtering
729 * 0 = Initialization done or not yet started.
730 * 1 = Initiate DRAM intialization sequence
731 * [ 9: 9] SO-Dimm Enable
733 * 1 = SO-Dimms present
735 * 0 = DRAM not enabled
736 * 1 = DRAM initialized and enabled
737 * [11:11] Memory Clear Status
738 * 0 = Memory Clear function has not completed
739 * 1 = Memory Clear function has completed
740 * [12:12] Exit Self-Refresh
741 * 0 = Exit from self-refresh done or not yet started
742 * 1 = DRAM exiting from self refresh
743 * [13:13] Self-Refresh Status
744 * 0 = Normal Operation
745 * 1 = Self-refresh mode active
746 * [15:14] Read/Write Queue Bypass Count
751 * [16:16] 128-bit/64-Bit
752 * 0 = 64bit Interface to DRAM
753 * 1 = 128bit Interface to DRAM
754 * [17:17] DIMM ECC Enable
755 * 0 = Some DIMMs do not have ECC
756 * 1 = ALL DIMMS have ECC bits
757 * [18:18] UnBuffered DIMMs
759 * 1 = Unbuffered DIMMS
760 * [19:19] Enable 32-Byte Granularity
761 * 0 = Optimize for 64byte bursts
762 * 1 = Optimize for 32byte bursts
763 * [20:20] DIMM 0 is x4
764 * [21:21] DIMM 1 is x4
765 * [22:22] DIMM 2 is x4
766 * [23:23] DIMM 3 is x4
768 * 1 = x4 DIMM present
769 * [24:24] Disable DRAM Receivers
770 * 0 = Receivers enabled
771 * 1 = Receivers disabled
773 * 000 = Arbiters chois is always respected
774 * 001 = Oldest entry in DCQ can be bypassed 1 time
775 * 010 = Oldest entry in DCQ can be bypassed 2 times
776 * 011 = Oldest entry in DCQ can be bypassed 3 times
777 * 100 = Oldest entry in DCQ can be bypassed 4 times
778 * 101 = Oldest entry in DCQ can be bypassed 5 times
779 * 110 = Oldest entry in DCQ can be bypassed 6 times
780 * 111 = Oldest entry in DCQ can be bypassed 7 times
783 PCI_ADDR(0, 0x18, 2, 0x90), 0xf0000000,
785 (0 << 23)|(0 << 22)|(0 << 21)|(0 << 20)|
786 (1 << 19)|(0 << 18)|(1 << 17)|(0 << 16)|
787 (2 << 14)|(0 << 13)|(0 << 12)|
788 (0 << 11)|(0 << 10)|(0 << 9)|(0 << 8)|
789 (0 << 3) |(0 << 1) |(0 << 0),
790 /* DRAM Config High Register
792 * [ 0: 3] Maximum Asynchronous Latency
797 * [11: 8] Read Preamble
815 * [18:16] Idle Cycle Limit
824 * [19:19] Dynamic Idle Cycle Center Enable
825 * 0 = Use Idle Cycle Limit
826 * 1 = Generate a dynamic Idle cycle limit
827 * [22:20] DRAM MEMCLK Frequency
837 * [25:25] Memory Clock Ratio Valid (FIXME carefully enable memclk)
838 * 0 = Disable MemClks
840 * [26:26] Memory Clock 0 Enable
843 * [27:27] Memory Clock 1 Enable
846 * [28:28] Memory Clock 2 Enable
849 * [29:29] Memory Clock 3 Enable
854 PCI_ADDR(0, 0x18, 2, 0x94), 0xc180f0f0,
855 (0 << 29)|(0 << 28)|(0 << 27)|(0 << 26)|(0 << 25)|
856 (0 << 20)|(0 << 19)|(DCH_IDLE_LIMIT_16 << 16)|(0 << 8)|(0 << 0),
857 /* DRAM Delay Line Register
859 * Adjust the skew of the input DQS strobe relative to DATA
861 * [23:16] Delay Line Adjust
862 * Adjusts the DLL derived PDL delay by one or more delay stages
863 * in either the faster or slower direction.
864 * [24:24} Adjust Slower
866 * 1 = Adj is used to increase the PDL delay
867 * [25:25] Adjust Faster
869 * 1 = Adj is used to decrease the PDL delay
872 PCI_ADDR(0, 0x18, 2, 0x98), 0xfc00ffff, 0x00000000,
873 /* DRAM Scrub Control Register
875 * [ 4: 0] DRAM Scrube Rate
877 * [12: 8] L2 Scrub Rate
879 * [20:16] Dcache Scrub
882 * 00000 = Do not scrub
904 * All Others = Reserved
906 PCI_ADDR(0, 0x18, 3, 0x58), 0xffe0e0e0, 0x00000000,
907 /* DRAM Scrub Address Low Register
909 * [ 0: 0] DRAM Scrubber Redirect Enable
911 * 1 = Scrubber Corrects errors found in normal operation
913 * [31: 6] DRAM Scrub Address 31-6
915 PCI_ADDR(0, 0x18, 3, 0x5C), 0x0000003e, 0x00000000,
916 /* DRAM Scrub Address High Register
918 * [ 7: 0] DRAM Scrubb Address 39-32
921 PCI_ADDR(0, 0x18, 3, 0x60), 0xffffff00, 0x00000000,
922 //BY LYH add IOMMU 64M APERTURE
923 PCI_ADDR(0, 0x18, 3, 0x94), 0xffff8000, 0x00000f70,
924 PCI_ADDR(0, 0x18, 3, 0x90), 0xffffff80, 0x00000002,
925 PCI_ADDR(0, 0x18, 3, 0x98), 0x0000000f, 0x00068300,
931 print_debug("setting up CPU");
932 print_debug_hex8(ctrl->node_id);
933 print_debug(" northbridge registers\r\n");
934 max = sizeof(register_values)/sizeof(register_values[0]);
935 for(i = 0; i < max; i += 3) {
940 print_debug_hex32(register_values[i]);
942 print_debug_hex32(register_values[i+2]);
945 dev = (register_values[i] & ~0xff) - PCI_DEV(0, 0x18, 0) + ctrl->f0;
946 where = register_values[i] & 0xff;
947 reg = pci_read_config32(dev, where);
948 reg &= register_values[i+1];
949 reg |= register_values[i+2];
950 pci_write_config32(dev, where, reg);
953 reg = pci_read_config32(register_values[i]);
954 reg &= register_values[i+1];
955 reg |= register_values[i+2];
956 pci_write_config32(register_values[i], reg);
959 print_debug("done.\r\n");
963 static int is_dual_channel(const struct mem_controller *ctrl)
966 dcl = pci_read_config32(ctrl->f2, DRAM_CONFIG_LOW);
967 return dcl & DCL_128BitEn;
970 static int is_opteron(const struct mem_controller *ctrl)
972 /* Test to see if I am an Opteron.
973 * FIXME Testing dual channel capability is correct for now
974 * but a beter test is probably required.
976 #warning "FIXME implement a better test for opterons"
978 nbcap = pci_read_config32(ctrl->f3, NORTHBRIDGE_CAP);
979 return !!(nbcap & NBCAP_128Bit);
982 static int is_registered(const struct mem_controller *ctrl)
984 /* Test to see if we are dealing with registered SDRAM.
985 * If we are not registered we are unbuffered.
986 * This function must be called after spd_handle_unbuffered_dimms.
989 dcl = pci_read_config32(ctrl->f2, DRAM_CONFIG_LOW);
990 return !(dcl & DCL_UnBufDimm);
998 static struct dimm_size spd_get_dimm_size(unsigned device)
1000 /* Calculate the log base 2 size of a DIMM in bits */
1001 struct dimm_size sz;
1006 /* Note it might be easier to use byte 31 here, it has the DIMM size as
1007 * a multiple of 4MB. The way we do it now we can size both
1008 * sides of an assymetric dimm.
1010 value = spd_read_byte(device, 3); /* rows */
1011 if (value < 0) goto out;
1012 sz.side1 += value & 0xf;
1014 value = spd_read_byte(device, 4); /* columns */
1015 if (value < 0) goto out;
1016 sz.side1 += value & 0xf;
1018 value = spd_read_byte(device, 17); /* banks */
1019 if (value < 0) goto out;
1020 sz.side1 += log2(value & 0xff);
1022 /* Get the module data width and convert it to a power of two */
1023 value = spd_read_byte(device, 7); /* (high byte) */
1024 if (value < 0) goto out;
1028 low = spd_read_byte(device, 6); /* (low byte) */
1029 if (low < 0) goto out;
1030 value = value | (low & 0xff);
1031 sz.side1 += log2(value);
1034 value = spd_read_byte(device, 5); /* number of physical banks */
1035 if (value <= 1) goto out;
1037 /* Start with the symmetrical case */
1038 sz.side2 = sz.side1;
1040 value = spd_read_byte(device, 3); /* rows */
1041 if (value < 0) goto out;
1042 if ((value & 0xf0) == 0) goto out; /* If symmetrical we are done */
1043 sz.side2 -= (value & 0x0f); /* Subtract out rows on side 1 */
1044 sz.side2 += ((value >> 4) & 0x0f); /* Add in rows on side 2 */
1046 value = spd_read_byte(device, 4); /* columns */
1047 if (value < 0) goto out;
1048 sz.side2 -= (value & 0x0f); /* Subtract out columns on side 1 */
1049 sz.side2 += ((value >> 4) & 0x0f); /* Add in columsn on side 2 */
1055 static void set_dimm_size(const struct mem_controller *ctrl, struct dimm_size sz, unsigned index)
1057 uint32_t base0, base1, map;
1061 print_debug("set_dimm_size: (");
1062 print_debug_hex32(sz.side1);
1063 print_debug_char(',');
1064 print_debug_hex32(sz.side2);
1065 print_debug_char(',');
1066 print_debug_hex32(index);
1067 print_debug(")\r\n");
1069 if (sz.side1 != sz.side2) {
1072 map = pci_read_config32(ctrl->f2, DRAM_BANK_ADDR_MAP);
1073 map &= ~(0xf << (index + 4));
1075 /* For each base register.
1076 * Place the dimm size in 32 MB quantities in the bits 31 - 21.
1077 * The initialize dimm size is in bits.
1078 * Set the base enable bit0.
1083 /* Make certain side1 of the dimm is at least 32MB */
1084 if (sz.side1 >= (25 +3)) {
1085 map |= (sz.side1 - (25 + 3)) << (index *4);
1086 base0 = (1 << ((sz.side1 - (25 + 3)) + 21)) | 1;
1088 /* Make certain side2 of the dimm is at least 32MB */
1089 if (sz.side2 >= (25 + 3)) {
1090 base1 = (1 << ((sz.side2 - (25 + 3)) + 21)) | 1;
1093 /* Double the size if we are using dual channel memory */
1094 if (is_dual_channel(ctrl)) {
1095 base0 = (base0 << 1) | (base0 & 1);
1096 base1 = (base1 << 1) | (base1 & 1);
1099 /* Clear the reserved bits */
1100 base0 &= ~0x001ffffe;
1101 base1 &= ~0x001ffffe;
1103 /* Set the appropriate DIMM base address register */
1104 pci_write_config32(ctrl->f2, DRAM_CSBASE + (((index << 1)+0)<<2), base0);
1105 pci_write_config32(ctrl->f2, DRAM_CSBASE + (((index << 1)+1)<<2), base1);
1106 pci_write_config32(ctrl->f2, DRAM_BANK_ADDR_MAP, map);
1108 /* Enable the memory clocks for this DIMM */
1110 dch = pci_read_config32(ctrl->f2, DRAM_CONFIG_HIGH);
1111 dch |= DCH_MEMCLK_EN0 << index;
1112 pci_write_config32(ctrl->f2, DRAM_CONFIG_HIGH, dch);
1116 static void spd_set_ram_size(const struct mem_controller *ctrl)
1120 for(i = 0; (i < 4) && (ctrl->channel0[i]); i++) {
1121 struct dimm_size sz;
1122 sz = spd_get_dimm_size(ctrl->channel0[i]);
1123 set_dimm_size(ctrl, sz, i);
1127 //BY LYH //Fill next base reg with right value
1128 static void fill_last(unsigned long node_id,unsigned long base)
1134 for(device = PCI_DEV(0, 0x18, 1); device <= PCI_DEV(0, 0x1f, 1); device
1135 += PCI_DEV(0, 1, 0)) {
1136 for(i=node_id+1;i<=7;i++) {
1137 base_reg=0x40+(i<<3);
1138 pci_write_config32(device,base_reg,base);
1144 static void route_dram_accesses(const struct mem_controller *ctrl,
1145 unsigned long base_k, unsigned long limit_k)
1147 /* Route the addresses to the controller node */
1152 unsigned limit_reg, base_reg;
1155 node_id = ctrl->node_id;
1156 index = (node_id << 3);
1157 limit = (limit_k << 2);
1158 limit &= 0xffff0000;
1159 limit -= 0x00010000;
1160 limit |= ( 0 << 8) | (node_id << 0);
1161 base = (base_k << 2);
1163 base |= (0 << 8) | (1<<1) | (1<<0);
1165 limit_reg = 0x44 + index;
1166 base_reg = 0x40 + index;
1167 for(device = PCI_DEV(0, 0x18, 1); device <= PCI_DEV(0, 0x1f, 1); device += PCI_DEV(0, 1, 0)) {
1168 pci_write_config32(device, limit_reg, limit);
1169 pci_write_config32(device, base_reg, base);
1173 static void set_top_mem(unsigned tom_k)
1175 /* Error if I don't have memory */
1181 /* Report the amount of memory. */
1182 print_debug("RAM: 0x");
1183 print_debug_hex32(tom_k);
1184 print_debug(" KB\r\n");
1187 /* Now set top of memory */
1189 msr.lo = (tom_k & 0x003fffff) << 10;
1190 msr.hi = (tom_k & 0xffc00000) >> 22;
1191 wrmsr(TOP_MEM2, msr);
1193 /* Leave a 64M hole between TOP_MEM and TOP_MEM2
1194 * so I can see my rom chip and other I/O devices.
1196 if (tom_k >= 0x003f0000) {
1199 msr.lo = (tom_k & 0x003fffff) << 10;
1200 msr.hi = (tom_k & 0xffc00000) >> 22;
1201 wrmsr(TOP_MEM, msr);
1204 static void order_dimms(const struct mem_controller *ctrl)
1206 unsigned long tom, tom_k, base_k;
1209 /* Compute the memory base address address */
1211 /* Remember which registers we have used in the high 8 bits of tom */
1214 /* Find the largest remaining canidate */
1215 unsigned index, canidate;
1216 uint32_t csbase, csmask;
1220 for(index = 0; index < 8; index++) {
1222 value = pci_read_config32(ctrl->f2, DRAM_CSBASE + (index << 2));
1224 /* Is it enabled? */
1229 /* Is it greater? */
1230 if (value <= csbase) {
1234 /* Has it already been selected */
1235 if (tom & (1 << (index + 24))) {
1238 /* I have a new canidate */
1242 /* See if I have found a new canidate */
1247 /* Remember the dimm size */
1248 size = csbase >> 21;
1250 /* Remember I have used this register */
1251 tom |= (1 << (canidate + 24));
1253 /* Recompute the cs base register value */
1254 csbase = (tom << 21) | 1;
1256 /* Increment the top of memory */
1259 /* Compute the memory mask */
1260 csmask = ((size -1) << 21);
1261 csmask |= 0xfe00; /* For now don't optimize */
1262 #warning "Don't forget to optimize the DIMM size"
1264 /* Write the new base register */
1265 pci_write_config32(ctrl->f2, DRAM_CSBASE + (canidate << 2), csbase);
1266 /* Write the new mask register */
1267 pci_write_config32(ctrl->f2, DRAM_CSMASK + (canidate << 2), csmask);
1270 tom_k = (tom & ~0xff000000) << 15;
1272 /* Compute the memory base address */
1274 for(node_id = 0; node_id < ctrl->node_id; node_id++) {
1275 uint32_t limit, base;
1277 index = node_id << 3;
1278 base = pci_read_config32(ctrl->f1, 0x40 + index);
1279 /* Only look at the limit if the base is enabled */
1280 if ((base & 3) == 3) {
1281 limit = pci_read_config32(ctrl->f1, 0x44 + index);
1282 base_k = ((limit + 0x00010000) & 0xffff0000) >> 2;
1287 print_debug("tom: ");
1288 print_debug_hex32(tom);
1289 print_debug(" base_k: ");
1290 print_debug_hex32(base_k);
1291 print_debug(" tom_k: ");
1292 print_debug_hex32(tom_k);
1293 print_debug("\r\n");
1295 route_dram_accesses(ctrl, base_k, tom_k);
1297 fill_last(ctrl->node_id, tom_k<<2);
1302 static void disable_dimm(const struct mem_controller *ctrl, unsigned index)
1304 print_debug("disabling dimm");
1305 print_debug_hex8(index);
1306 print_debug("\r\n");
1307 pci_write_config32(ctrl->f2, DRAM_CSBASE + (((index << 1)+0)<<2), 0);
1308 pci_write_config32(ctrl->f2, DRAM_CSBASE + (((index << 1)+1)<<2), 0);
1312 static void spd_handle_unbuffered_dimms(const struct mem_controller *ctrl)
1320 for(i = 0; (i < 4) && (ctrl->channel0[i]); i++) {
1322 value = spd_read_byte(ctrl->channel0[i], 21);
1324 disable_dimm(ctrl, i);
1327 /* Registered dimm ? */
1328 if (value & (1 << 1)) {
1331 /* Otherwise it must be an unbuffered dimm */
1336 if (unbuffered && registered) {
1337 die("Mixed buffered and registered dimms not supported");
1339 if (unbuffered && is_opteron(ctrl)) {
1340 die("Unbuffered Dimms not supported on Opteron");
1343 dcl = pci_read_config32(ctrl->f2, DRAM_CONFIG_LOW);
1344 dcl &= ~DCL_UnBufDimm;
1346 dcl |= DCL_UnBufDimm;
1348 pci_write_config32(ctrl->f2, DRAM_CONFIG_LOW, dcl);
1350 if (is_registered(ctrl)) {
1351 print_debug("Registered\r\n");
1353 print_debug("Unbuffered\r\n");
1358 static void spd_enable_2channels(const struct mem_controller *ctrl)
1362 /* SPD addresses to verify are identical */
1363 #warning "FINISHME review and see if these are the bytes I need"
1364 /* FINISHME review and see if these are the bytes I need */
1365 static const unsigned addresses[] = {
1366 2, /* Type should be DDR SDRAM */
1367 3, /* *Row addresses */
1368 4, /* *Column addresses */
1369 5, /* *Physical Banks */
1370 6, /* *Module Data Width low */
1371 7, /* *Module Data Width high */
1372 9, /* *Cycle time at highest CAS Latency CL=X */
1373 11, /* *SDRAM Type */
1374 13, /* *SDRAM Width */
1375 17, /* *Logical Banks */
1376 18, /* *Supported CAS Latencies */
1377 21, /* *SDRAM Module Attributes */
1378 23, /* *Cycle time at CAS Latnecy (CLX - 0.5) */
1379 26, /* *Cycle time at CAS Latnecy (CLX - 1.0) */
1380 27, /* *tRP Row precharge time */
1381 28, /* *Minimum Row Active to Row Active Delay (tRRD) */
1382 29, /* *tRCD RAS to CAS */
1383 30, /* *tRAS Activate to Precharge */
1384 41, /* *Minimum Active to Active/Auto Refresh Time(Trc) */
1385 42, /* *Minimum Auto Refresh Command Time(Trfc) */
1387 nbcap = pci_read_config32(ctrl->f3, NORTHBRIDGE_CAP);
1388 if (!(nbcap & NBCAP_128Bit)) {
1391 for(i = 0; (i < 4) && (ctrl->channel0[i]); i++) {
1392 unsigned device0, device1;
1395 device0 = ctrl->channel0[i];
1396 device1 = ctrl->channel1[i];
1399 for(j = 0; j < sizeof(addresses)/sizeof(addresses[0]); j++) {
1401 addr = addresses[j];
1402 value0 = spd_read_byte(device0, addr);
1406 value1 = spd_read_byte(device1, addr);
1410 if (value0 != value1) {
1415 print_debug("Enabling dual channel memory\r\n");
1417 dcl = pci_read_config32(ctrl->f2, DRAM_CONFIG_LOW);
1418 dcl &= ~DCL_32ByteEn;
1419 dcl |= DCL_128BitEn;
1420 pci_write_config32(ctrl->f2, DRAM_CONFIG_LOW, dcl);
1425 uint8_t divisor; /* In 1/2 ns increments */
1428 uint32_t dch_memclk;
1429 uint16_t dch_tref4k, dch_tref8k;
1434 static const struct mem_param *get_mem_param(unsigned min_cycle_time)
1436 static const struct mem_param speed[] = {
1438 .name = "100Mhz\r\n",
1440 .divisor = (10 <<1),
1443 .dch_memclk = DCH_MEMCLK_100MHZ << DCH_MEMCLK_SHIFT,
1444 .dch_tref4k = DTH_TREF_100MHZ_4K,
1445 .dch_tref8k = DTH_TREF_100MHZ_8K,
1449 .name = "133Mhz\r\n",
1451 .divisor = (7<<1)+1,
1454 .dch_memclk = DCH_MEMCLK_133MHZ << DCH_MEMCLK_SHIFT,
1455 .dch_tref4k = DTH_TREF_133MHZ_4K,
1456 .dch_tref8k = DTH_TREF_133MHZ_8K,
1460 .name = "166Mhz\r\n",
1465 .dch_memclk = DCH_MEMCLK_166MHZ << DCH_MEMCLK_SHIFT,
1466 .dch_tref4k = DTH_TREF_166MHZ_4K,
1467 .dch_tref8k = DTH_TREF_166MHZ_8K,
1471 .name = "200Mhz\r\n",
1476 .dch_memclk = DCH_MEMCLK_200MHZ << DCH_MEMCLK_SHIFT,
1477 .dch_tref4k = DTH_TREF_200MHZ_4K,
1478 .dch_tref8k = DTH_TREF_200MHZ_8K,
1485 const struct mem_param *param;
1486 for(param = &speed[0]; param->cycle_time ; param++) {
1487 if (min_cycle_time > (param+1)->cycle_time) {
1491 if (!param->cycle_time) {
1492 die("min_cycle_time to low");
1495 print_debug(param->name);
1500 static const struct mem_param *spd_set_memclk(const struct mem_controller *ctrl)
1502 /* Compute the minimum cycle time for these dimms */
1503 const struct mem_param *param;
1504 unsigned min_cycle_time, min_latency;
1508 static const int latency_indicies[] = { 26, 23, 9 };
1509 static const unsigned char min_cycle_times[] = {
1510 [NBCAP_MEMCLK_200MHZ] = 0x50, /* 5ns */
1511 [NBCAP_MEMCLK_166MHZ] = 0x60, /* 6ns */
1512 [NBCAP_MEMCLK_133MHZ] = 0x75, /* 7.5ns */
1513 [NBCAP_MEMCLK_100MHZ] = 0xa0, /* 10ns */
1517 value = pci_read_config32(ctrl->f3, NORTHBRIDGE_CAP);
1518 min_cycle_time = min_cycle_times[(value >> NBCAP_MEMCLK_SHIFT) & NBCAP_MEMCLK_MASK];
1522 print_debug("min_cycle_time: ");
1523 print_debug_hex8(min_cycle_time);
1524 print_debug(" min_latency: ");
1525 print_debug_hex8(min_latency);
1526 print_debug("\r\n");
1529 /* Compute the least latency with the fastest clock supported
1530 * by both the memory controller and the dimms.
1532 for(i = 0; (i < 4) && (ctrl->channel0[i]); i++) {
1533 int new_cycle_time, new_latency;
1538 /* First find the supported CAS latencies
1539 * Byte 18 for DDR SDRAM is interpreted:
1540 * bit 0 == CAS Latency = 1.0
1541 * bit 1 == CAS Latency = 1.5
1542 * bit 2 == CAS Latency = 2.0
1543 * bit 3 == CAS Latency = 2.5
1544 * bit 4 == CAS Latency = 3.0
1545 * bit 5 == CAS Latency = 3.5
1549 new_cycle_time = 0xa0;
1552 latencies = spd_read_byte(ctrl->channel0[i], 18);
1553 if (latencies <= 0) continue;
1555 /* Compute the lowest cas latency supported */
1556 latency = log2(latencies) -2;
1558 /* Loop through and find a fast clock with a low latency */
1559 for(index = 0; index < 3; index++, latency++) {
1561 if ((latency < 2) || (latency > 4) ||
1562 (!(latencies & (1 << latency)))) {
1565 value = spd_read_byte(ctrl->channel0[i], latency_indicies[index]);
1570 /* Only increase the latency if we decreas the clock */
1571 if ((value >= min_cycle_time) && (value < new_cycle_time)) {
1572 new_cycle_time = value;
1573 new_latency = latency;
1576 if (new_latency > 4){
1579 /* Does min_latency need to be increased? */
1580 if (new_cycle_time > min_cycle_time) {
1581 min_cycle_time = new_cycle_time;
1583 /* Does min_cycle_time need to be increased? */
1584 if (new_latency > min_latency) {
1585 min_latency = new_latency;
1589 print_debug_hex8(i);
1590 print_debug(" min_cycle_time: ");
1591 print_debug_hex8(min_cycle_time);
1592 print_debug(" min_latency: ");
1593 print_debug_hex8(min_latency);
1594 print_debug("\r\n");
1597 /* Make a second pass through the dimms and disable
1598 * any that cannot support the selected memclk and cas latency.
1601 for(i = 0; (i < 4) && (ctrl->channel0[i]); i++) {
1607 latencies = spd_read_byte(ctrl->channel0[i], 18);
1608 if (latencies <= 0) {
1612 /* Compute the lowest cas latency supported */
1613 latency = log2(latencies) -2;
1615 /* Walk through searching for the selected latency */
1616 for(index = 0; index < 3; index++, latency++) {
1617 if (!(latencies & (1 << latency))) {
1620 if (latency == min_latency)
1623 /* If I can't find the latency or my index is bad error */
1624 if ((latency != min_latency) || (index >= 3)) {
1628 /* Read the min_cycle_time for this latency */
1629 value = spd_read_byte(ctrl->channel0[i], latency_indicies[index]);
1631 /* All is good if the selected clock speed
1632 * is what I need or slower.
1634 if (value <= min_cycle_time) {
1637 /* Otherwise I have an error, disable the dimm */
1639 disable_dimm(ctrl, i);
1642 print_debug("min_cycle_time: ");
1643 print_debug_hex8(min_cycle_time);
1644 print_debug(" min_latency: ");
1645 print_debug_hex8(min_latency);
1646 print_debug("\r\n");
1648 /* Now that I know the minimum cycle time lookup the memory parameters */
1649 param = get_mem_param(min_cycle_time);
1651 /* Update DRAM Config High with our selected memory speed */
1652 value = pci_read_config32(ctrl->f2, DRAM_CONFIG_HIGH);
1653 value &= ~(DCH_MEMCLK_MASK << DCH_MEMCLK_SHIFT);
1654 value |= param->dch_memclk;
1655 pci_write_config32(ctrl->f2, DRAM_CONFIG_HIGH, value);
1657 static const unsigned latencies[] = { DTL_CL_2, DTL_CL_2_5, DTL_CL_3 };
1658 /* Update DRAM Timing Low with our selected cas latency */
1659 value = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1660 value &= ~(DTL_TCL_MASK << DTL_TCL_SHIFT);
1661 value |= latencies[min_latency - 2] << DTL_TCL_SHIFT;
1662 pci_write_config32(ctrl->f2, DRAM_TIMING_LOW, value);
1668 static int update_dimm_Trc(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1670 unsigned clocks, old_clocks;
1673 value = spd_read_byte(ctrl->channel0[i], 41);
1674 if (value < 0) return -1;
1675 if ((value == 0) || (value == 0xff)) {
1678 clocks = ((value << 1) + param->divisor - 1)/param->divisor;
1679 if (clocks < DTL_TRC_MIN) {
1680 clocks = DTL_TRC_MIN;
1682 if (clocks > DTL_TRC_MAX) {
1686 dtl = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1687 old_clocks = ((dtl >> DTL_TRC_SHIFT) & DTL_TRC_MASK) + DTL_TRC_BASE;
1688 if (old_clocks > clocks) {
1689 clocks = old_clocks;
1691 dtl &= ~(DTL_TRC_MASK << DTL_TRC_SHIFT);
1692 dtl |= ((clocks - DTL_TRC_BASE) << DTL_TRC_SHIFT);
1693 pci_write_config32(ctrl->f2, DRAM_TIMING_LOW, dtl);
1697 static int update_dimm_Trfc(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1699 unsigned clocks, old_clocks;
1702 value = spd_read_byte(ctrl->channel0[i], 42);
1703 if (value < 0) return -1;
1704 if ((value == 0) || (value == 0xff)) {
1705 value = param->tRFC;
1707 clocks = ((value << 1) + param->divisor - 1)/param->divisor;
1708 if (clocks < DTL_TRFC_MIN) {
1709 clocks = DTL_TRFC_MIN;
1711 if (clocks > DTL_TRFC_MAX) {
1714 dtl = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1715 old_clocks = ((dtl >> DTL_TRFC_SHIFT) & DTL_TRFC_MASK) + DTL_TRFC_BASE;
1716 if (old_clocks > clocks) {
1717 clocks = old_clocks;
1719 dtl &= ~(DTL_TRFC_MASK << DTL_TRFC_SHIFT);
1720 dtl |= ((clocks - DTL_TRFC_BASE) << DTL_TRFC_SHIFT);
1721 pci_write_config32(ctrl->f2, DRAM_TIMING_LOW, dtl);
1726 static int update_dimm_Trcd(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1728 unsigned clocks, old_clocks;
1731 value = spd_read_byte(ctrl->channel0[i], 29);
1732 if (value < 0) return -1;
1734 clocks = (value + (param->divisor << 1) -1)/(param->divisor << 1);
1736 clocks = (value + ((param->divisor & 0xff) << 1) -1)/((param->divisor & 0xff) << 1);
1738 if (clocks < DTL_TRCD_MIN) {
1739 clocks = DTL_TRCD_MIN;
1741 if (clocks > DTL_TRCD_MAX) {
1744 dtl = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1745 old_clocks = ((dtl >> DTL_TRCD_SHIFT) & DTL_TRCD_MASK) + DTL_TRCD_BASE;
1746 if (old_clocks > clocks) {
1747 clocks = old_clocks;
1749 dtl &= ~(DTL_TRCD_MASK << DTL_TRCD_SHIFT);
1750 dtl |= ((clocks - DTL_TRCD_BASE) << DTL_TRCD_SHIFT);
1751 pci_write_config32(ctrl->f2, DRAM_TIMING_LOW, dtl);
1755 static int update_dimm_Trrd(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1757 unsigned clocks, old_clocks;
1760 value = spd_read_byte(ctrl->channel0[i], 28);
1761 if (value < 0) return -1;
1762 clocks = (value + ((param->divisor & 0xff) << 1) -1)/((param->divisor & 0xff) << 1);
1763 if (clocks < DTL_TRRD_MIN) {
1764 clocks = DTL_TRRD_MIN;
1766 if (clocks > DTL_TRRD_MAX) {
1769 dtl = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1770 old_clocks = ((dtl >> DTL_TRRD_SHIFT) & DTL_TRRD_MASK) + DTL_TRRD_BASE;
1771 if (old_clocks > clocks) {
1772 clocks = old_clocks;
1774 dtl &= ~(DTL_TRRD_MASK << DTL_TRRD_SHIFT);
1775 dtl |= ((clocks - DTL_TRRD_BASE) << DTL_TRRD_SHIFT);
1776 pci_write_config32(ctrl->f2, DRAM_TIMING_LOW, dtl);
1780 static int update_dimm_Tras(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1782 unsigned clocks, old_clocks;
1785 value = spd_read_byte(ctrl->channel0[i], 30);
1786 if (value < 0) return -1;
1787 clocks = ((value << 1) + param->divisor - 1)/param->divisor;
1788 if (clocks < DTL_TRAS_MIN) {
1789 clocks = DTL_TRAS_MIN;
1791 if (clocks > DTL_TRAS_MAX) {
1794 dtl = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1795 old_clocks = ((dtl >> DTL_TRAS_SHIFT) & DTL_TRAS_MASK) + DTL_TRAS_BASE;
1796 if (old_clocks > clocks) {
1797 clocks = old_clocks;
1799 dtl &= ~(DTL_TRAS_MASK << DTL_TRAS_SHIFT);
1800 dtl |= ((clocks - DTL_TRAS_BASE) << DTL_TRAS_SHIFT);
1801 pci_write_config32(ctrl->f2, DRAM_TIMING_LOW, dtl);
1805 static int update_dimm_Trp(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1807 unsigned clocks, old_clocks;
1810 value = spd_read_byte(ctrl->channel0[i], 27);
1811 if (value < 0) return -1;
1813 clocks = (value + (param->divisor << 1) - 1)/(param->divisor << 1);
1815 clocks = (value + ((param->divisor & 0xff) << 1) - 1)/((param->divisor & 0xff) << 1);
1818 print_debug("Trp: ");
1819 print_debug_hex8(clocks);
1820 print_debug(" spd value: ");
1821 print_debug_hex8(value);
1822 print_debug(" divisor: ");
1823 print_debug_hex8(param->divisor);
1824 print_debug("\r\n");
1826 if (clocks < DTL_TRP_MIN) {
1827 clocks = DTL_TRP_MIN;
1829 if (clocks > DTL_TRP_MAX) {
1832 dtl = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1833 old_clocks = ((dtl >> DTL_TRP_SHIFT) & DTL_TRP_MASK) + DTL_TRP_BASE;
1834 if (old_clocks > clocks) {
1835 clocks = old_clocks;
1837 dtl &= ~(DTL_TRP_MASK << DTL_TRP_SHIFT);
1838 dtl |= ((clocks - DTL_TRP_BASE) << DTL_TRP_SHIFT);
1839 pci_write_config32(ctrl->f2, DRAM_TIMING_LOW, dtl);
1843 static void set_Twr(const struct mem_controller *ctrl, const struct mem_param *param)
1846 dtl = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1847 dtl &= ~(DTL_TWR_MASK << DTL_TWR_SHIFT);
1848 dtl |= (param->dtl_twr - DTL_TWR_BASE) << DTL_TWR_SHIFT;
1849 pci_write_config32(ctrl->f2, DRAM_TIMING_LOW, dtl);
1853 static void init_Tref(const struct mem_controller *ctrl, const struct mem_param *param)
1856 dth = pci_read_config32(ctrl->f2, DRAM_TIMING_HIGH);
1857 dth &= ~(DTH_TREF_MASK << DTH_TREF_SHIFT);
1858 dth |= (param->dch_tref4k << DTH_TREF_SHIFT);
1859 pci_write_config32(ctrl->f2, DRAM_TIMING_HIGH, dth);
1862 static int update_dimm_Tref(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1866 unsigned tref, old_tref;
1867 value = spd_read_byte(ctrl->channel0[i], 3);
1868 if (value < 0) return -1;
1871 tref = param->dch_tref8k;
1873 tref = param->dch_tref4k;
1876 dth = pci_read_config32(ctrl->f2, DRAM_TIMING_HIGH);
1877 old_tref = (dth >> DTH_TREF_SHIFT) & DTH_TREF_MASK;
1878 if ((value == 12) && (old_tref == param->dch_tref4k)) {
1879 tref = param->dch_tref4k;
1881 tref = param->dch_tref8k;
1883 dth &= ~(DTH_TREF_MASK << DTH_TREF_SHIFT);
1884 dth |= (tref << DTH_TREF_SHIFT);
1885 pci_write_config32(ctrl->f2, DRAM_TIMING_HIGH, dth);
1890 static int update_dimm_x4(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1895 value = spd_read_byte(ctrl->channel0[i], 13);
1900 dimm += DCL_x4DIMM_SHIFT;
1901 dcl = pci_read_config32(ctrl->f2, DRAM_CONFIG_LOW);
1902 dcl &= ~(1 << dimm);
1906 pci_write_config32(ctrl->f2, DRAM_CONFIG_LOW, dcl);
1910 static int update_dimm_ecc(const struct mem_controller *ctrl, const struct mem_param *param, int i)
1914 value = spd_read_byte(ctrl->channel0[i], 11);
1919 dcl = pci_read_config32(ctrl->f2, DRAM_CONFIG_LOW);
1920 dcl &= ~DCL_DimmEccEn;
1921 pci_write_config32(ctrl->f2, DRAM_CONFIG_LOW, dcl);
1926 static int count_dimms(const struct mem_controller *ctrl)
1931 for(index = 0; index < 8; index += 2) {
1933 csbase = pci_read_config32(ctrl->f2, (DRAM_CSBASE + index << 2));
1941 static void set_Twtr(const struct mem_controller *ctrl, const struct mem_param *param)
1945 clocks = 1; /* AMD says hard code this */
1946 dth = pci_read_config32(ctrl->f2, DRAM_TIMING_HIGH);
1947 dth &= ~(DTH_TWTR_MASK << DTH_TWTR_SHIFT);
1948 dth |= ((clocks - DTH_TWTR_BASE) << DTH_TWTR_SHIFT);
1949 pci_write_config32(ctrl->f2, DRAM_TIMING_HIGH, dth);
1952 static void set_Trwt(const struct mem_controller *ctrl, const struct mem_param *param)
1960 dtl = pci_read_config32(ctrl->f2, DRAM_TIMING_LOW);
1961 latency = (dtl >> DTL_TCL_SHIFT) & DTL_TCL_MASK;
1962 divisor = param->divisor;
1964 if (is_opteron(ctrl)) {
1965 if (latency == DTL_CL_2) {
1966 if (divisor == ((6 << 0) + 0)) {
1970 else if (divisor > ((6 << 0)+0)) {
1971 /* 100Mhz && 133Mhz */
1975 else if (latency == DTL_CL_2_5) {
1978 else if (latency == DTL_CL_3) {
1979 if (divisor == ((6 << 0)+0)) {
1983 else if (divisor > ((6 << 0)+0)) {
1984 /* 100Mhz && 133Mhz */
1989 else /* Athlon64 */ {
1990 if (is_registered(ctrl)) {
1991 if (latency == DTL_CL_2) {
1994 else if (latency == DTL_CL_2_5) {
1997 else if (latency == DTL_CL_3) {
2001 else /* Unbuffered */{
2002 if (latency == DTL_CL_2) {
2005 else if (latency == DTL_CL_2_5) {
2008 else if (latency == DTL_CL_3) {
2013 if ((clocks < DTH_TRWT_MIN) || (clocks > DTH_TRWT_MAX)) {
2014 die("Unknown Trwt");
2017 dth = pci_read_config32(ctrl->f2, DRAM_TIMING_HIGH);
2018 dth &= ~(DTH_TRWT_MASK << DTH_TRWT_SHIFT);
2019 dth |= ((clocks - DTH_TRWT_BASE) << DTH_TRWT_SHIFT);
2020 pci_write_config32(ctrl->f2, DRAM_TIMING_HIGH, dth);
2024 static void set_Twcl(const struct mem_controller *ctrl, const struct mem_param *param)
2026 /* Memory Clocks after CAS# */
2029 if (is_registered(ctrl)) {
2034 dth = pci_read_config32(ctrl->f2, DRAM_TIMING_HIGH);
2035 dth &= ~(DTH_TWCL_MASK << DTH_TWCL_SHIFT);
2036 dth |= ((clocks - DTH_TWCL_BASE) << DTH_TWCL_SHIFT);
2037 pci_write_config32(ctrl->f2, DRAM_TIMING_HIGH, dth);
2041 static void set_read_preamble(const struct mem_controller *ctrl, const struct mem_param *param)
2045 unsigned rdpreamble;
2046 divisor = param->divisor;
2047 dch = pci_read_config32(ctrl->f2, DRAM_CONFIG_HIGH);
2048 dch &= ~(DCH_RDPREAMBLE_MASK << DCH_RDPREAMBLE_SHIFT);
2050 if (is_registered(ctrl)) {
2051 if (divisor == ((10 << 1)+0)) {
2053 rdpreamble = ((9 << 1)+ 0);
2055 else if (divisor == ((7 << 1)+1)) {
2057 rdpreamble = ((8 << 1)+0);
2059 else if (divisor == ((6 << 1)+0)) {
2061 rdpreamble = ((7 << 1)+1);
2068 for(i = 0; i < 4; i++) {
2069 if (ctrl->channel0[i]) {
2073 if (divisor == ((10 << 1)+0)) {
2077 rdpreamble = ((9 << 1)+0);
2080 rdpreamble = ((14 << 1)+0);
2083 else if (divisor == ((7 << 1)+1)) {
2087 rdpreamble = ((7 << 1)+0);
2090 rdpreamble = ((11 << 1)+0);
2093 else if (divisor == ((6 << 1)+0)) {
2097 rdpreamble = ((7 << 1)+0);
2100 rdpreamble = ((9 << 1)+0);
2103 else if (divisor == ((5 << 1)+0)) {
2107 rdpreamble = ((5 << 1)+0);
2110 rdpreamble = ((7 << 1)+0);
2114 if ((rdpreamble < DCH_RDPREAMBLE_MIN) || (rdpreamble > DCH_RDPREAMBLE_MAX)) {
2115 die("Unknown rdpreamble");
2117 dch |= (rdpreamble - DCH_RDPREAMBLE_BASE) << DCH_RDPREAMBLE_SHIFT;
2118 pci_write_config32(ctrl->f2, DRAM_CONFIG_HIGH, dch);
2121 static void set_max_async_latency(const struct mem_controller *ctrl, const struct mem_param *param)
2128 dimms = count_dimms(ctrl);
2130 dch = pci_read_config32(ctrl->f2, DRAM_CONFIG_HIGH);
2131 dch &= ~(DCH_ASYNC_LAT_MASK << DCH_ASYNC_LAT_SHIFT);
2133 if (is_registered(ctrl)) {
2145 die("Too many unbuffered dimms");
2147 else if (dimms == 3) {
2156 dch |= ((async_lat - DCH_ASYNC_LAT_BASE) << DCH_ASYNC_LAT_SHIFT);
2157 pci_write_config32(ctrl->f2, DRAM_CONFIG_HIGH, dch);
2160 static void set_idle_cycle_limit(const struct mem_controller *ctrl, const struct mem_param *param)
2163 /* AMD says to Hardcode this */
2164 dch = pci_read_config32(ctrl->f2, DRAM_CONFIG_HIGH);
2165 dch &= ~(DCH_IDLE_LIMIT_MASK << DCH_IDLE_LIMIT_SHIFT);
2166 dch |= DCH_IDLE_LIMIT_16 << DCH_IDLE_LIMIT_SHIFT;
2167 dch |= DCH_DYN_IDLE_CTR_EN;
2168 pci_write_config32(ctrl->f2, DRAM_CONFIG_HIGH, dch);
2171 static void spd_set_dram_timing(const struct mem_controller *ctrl, const struct mem_param *param)
2175 init_Tref(ctrl, param);
2176 for(i = 0; (i < 4) && ctrl->channel0[i]; i++) {
2178 /* DRAM Timing Low Register */
2179 if (update_dimm_Trc (ctrl, param, i) < 0) goto dimm_err;
2180 if (update_dimm_Trfc(ctrl, param, i) < 0) goto dimm_err;
2181 if (update_dimm_Trcd(ctrl, param, i) < 0) goto dimm_err;
2182 if (update_dimm_Trrd(ctrl, param, i) < 0) goto dimm_err;
2183 if (update_dimm_Tras(ctrl, param, i) < 0) goto dimm_err;
2184 if (update_dimm_Trp (ctrl, param, i) < 0) goto dimm_err;
2186 /* DRAM Timing High Register */
2187 if (update_dimm_Tref(ctrl, param, i) < 0) goto dimm_err;
2189 /* DRAM Config Low */
2190 if (update_dimm_x4 (ctrl, param, i) < 0) goto dimm_err;
2191 if (update_dimm_ecc(ctrl, param, i) < 0) goto dimm_err;
2194 disable_dimm(ctrl, i);
2197 /* DRAM Timing Low Register */
2198 set_Twr(ctrl, param);
2200 /* DRAM Timing High Register */
2201 set_Twtr(ctrl, param);
2202 set_Trwt(ctrl, param);
2203 set_Twcl(ctrl, param);
2205 /* DRAM Config High */
2206 set_read_preamble(ctrl, param);
2207 set_max_async_latency(ctrl, param);
2208 set_idle_cycle_limit(ctrl, param);
2211 static void sdram_set_spd_registers(const struct mem_controller *ctrl)
2213 const struct mem_param *param;
2214 spd_enable_2channels(ctrl);
2215 spd_set_ram_size(ctrl);
2216 spd_handle_unbuffered_dimms(ctrl);
2217 param = spd_set_memclk(ctrl);
2218 spd_set_dram_timing(ctrl, param);
2222 #define TIMEOUT_LOOPS 300000
2223 static void sdram_enable(int controllers, const struct mem_controller *ctrl)
2227 /* Before enabling memory start the memory clocks */
2228 for(i = 0; i < controllers; i++) {
2230 dch = pci_read_config32(ctrl[i].f2, DRAM_CONFIG_HIGH);
2231 dch |= DCH_MEMCLK_VALID;
2232 pci_write_config32(ctrl[i].f2, DRAM_CONFIG_HIGH, dch);
2235 /* And if necessary toggle the the reset on the dimms by hand */
2236 memreset(controllers, ctrl);
2238 for(i = 0; i < controllers; i++) {
2240 /* Toggle DisDqsHys to get it working */
2241 dcl = pci_read_config32(ctrl[i].f2, DRAM_CONFIG_LOW);
2243 print_debug("dcl: ");
2244 print_debug_hex32(dcl);
2245 print_debug("\r\n");
2247 #warning "FIXME set the ECC type to perform"
2248 #warning "FIXME initialize the scrub registers"
2250 if (dcl & DCL_DimmEccEn) {
2251 print_debug("ECC enabled\r\n");
2254 dcl |= DCL_DisDqsHys;
2255 pci_write_config32(ctrl[i].f2, DRAM_CONFIG_LOW, dcl);
2256 dcl &= ~DCL_DisDqsHys;
2257 dcl &= ~DCL_DLL_Disable;
2260 dcl |= DCL_DramInit;
2261 pci_write_config32(ctrl[i].f2, DRAM_CONFIG_LOW, dcl);
2264 for(i = 0; i < controllers; i++) {
2266 print_debug("Initializing memory: ");
2269 dcl = pci_read_config32(ctrl[i].f2, DRAM_CONFIG_LOW);
2271 if ((loops & 1023) == 0) {
2274 } while(((dcl & DCL_DramInit) != 0) && (loops < TIMEOUT_LOOPS));
2275 if (loops >= TIMEOUT_LOOPS) {
2276 print_debug(" failed\r\n");
2278 print_debug(" done\r\n");
2281 if (dcl & DCL_DimmEccEn) {
2282 print_debug("Clearing memory: ");
2284 dcl &= ~DCL_MemClrStatus;
2285 pci_write_config32(ctrl[i].f2, DRAM_CONFIG_LOW, dcl);
2288 dcl = pci_read_config32(ctrl[i].f2, DRAM_CONFIG_LOW);
2290 if ((loops & 1023) == 0) {
2292 print_debug_hex32(loops);
2294 } while(((dcl & DCL_MemClrStatus) == 0) && (loops < TIMEOUT_LOOPS));
2295 if (loops >= TIMEOUT_LOOPS) {
2296 print_debug("failed\r\n");
2298 print_debug("done\r\n");
2300 pci_write_config32(ctrl[i].f3, SCRUB_ADDR_LOW, 0);
2301 pci_write_config32(ctrl[i].f3, SCRUB_ADDR_HIGH, 0);