src/drivers/ati/ragexl/xlinit.c

   1 /*
   2  *  ATI Rage XL Initialization. Support for Xpert98 and Victoria
   3  *  PCI cards.
   4  *
   5  *  Copyright (C) 2002 MontaVista Software Inc.
   6  *  Author: MontaVista Software, Inc.
   7  *              stevel@mvista.com or source@mvista.com
   8  *  Copyright (C) 2004 Tyan Computer.
   9  *  Auther: Yinghai Lu   yhlu@tyan.com
  10  *         move to LinuxBIOS
  11  * This code is distributed without warranty under the GPL v2 (see COPYING) *
  12  */
  13 #include <delay.h>
  14 #include <stdlib.h>
  15 #include <string.h>
  16 #include <arch/io.h>
  17
  18 #include <console/console.h>
  19 #include <device/device.h>
  20 #include <device/pci.h>
  21 #include <device/pci_ids.h>
  22 #include <device/pci_ops.h>
  23
  24 #if CONFIG_CONSOLE_BTEXT==1
  25
  26 #define PLL_CRTC_DECODE 0
  27 #define SUPPORT_8_BPP_ABOVE 0
  28
  29 #include "fb.h"
  30 #include "fbcon.h"
  31
  32 struct aty_cmap_regs {
  33     u8 windex;
  34     u8 lut;
  35     u8 mask;
  36     u8 rindex;
  37     u8 cntl;
  38 };
  39
  40 #include <console/btext.h>
  41
  42 #endif /*CONFIG_CONSOLE_BTEXT*/
  43
  44 #include "mach64.h"
  45
  46 #include "atyfb.h"
  47
  48 #include "mach64_ct.c"
  49
  50 #define MPLL_GAIN       0xad
  51 #define VPLL_GAIN       0xd5
  52
  53 #define HAS_VICTORIA 0
  54
  55 enum {
  56 #if HAS_VICTORIA==1
  57         VICTORIA = 0,
  58         XPERT98,
  59 #else
  60         XPERT98=0,
  61 #endif
  62         NUM_XL_CARDS
  63 };
  64
  65 //static struct aty_pll_ops aty_pll_ct;
  66
  67 #define DEFAULT_CARD XPERT98
  68 static int xl_card = DEFAULT_CARD;
  69
  70 static const struct xl_card_cfg_t {
  71         int ref_crystal; // 10^4 Hz
  72         int mem_type;
  73         int mem_size;
  74         u32 mem_cntl;
  75         u32 ext_mem_cntl;
  76         u32 mem_addr_config;
  77         u32 bus_cntl;
  78         u32 dac_cntl;
  79         u32 hw_debug;
  80         u32 custom_macro_cntl;
  81         u8  dll2_cntl;
  82         u8  pll_yclk_cntl;
  83 } card_cfg[NUM_XL_CARDS] = {
  84 #if HAS_VICTORIA==1
  85         // VICTORIA
  86         {       2700, SDRAM, 0x800000,
  87                 0x10757A3B, 0x64000C81, 0x00110202, 0x7b33A040,
  88                 0x82010102, 0x48803800, 0x005E0179,
  89                 0x50, 0x25
  90         },
  91 #endif
  92         // XPERT98
  93         {       1432,  WRAM, 0x800000,
  94                 0x00165A2B, 0xE0000CF1, 0x00200213, 0x7333A001,
  95                 0x8000000A, 0x48833800, 0x007F0779,
  96                 0x10, 0x19
  97         }
  98 };
  99
 100 typedef struct {
 101         u8 lcd_reg;
 102         u32 val;
 103 } lcd_tbl_t;
 104
 105 static const lcd_tbl_t lcd_tbl[] = {
 106         { 0x01, 0x000520C0 },
 107         { 0x08, 0x02000408 },
 108         { 0x03, 0x00000F00 },
 109         { 0x00, 0x00000000 },
 110         { 0x02, 0x00000000 },
 111         { 0x04, 0x00000000 },
 112         { 0x05, 0x00000000 },
 113         { 0x06, 0x00000000 },
 114         { 0x33, 0x00000000 },
 115         { 0x34, 0x00000000 },
 116         { 0x35, 0x00000000 },
 117         { 0x36, 0x00000000 },
 118         { 0x37, 0x00000000 }
 119 };
 120
 121 static inline u32 aty_ld_lcd(u8 lcd_reg, struct fb_info_aty *info)
 122 {
 123         aty_st_8(LCD_INDEX, lcd_reg, info);
 124         return aty_ld_le32(LCD_DATA, info);
 125 }
 126
 127 static inline void aty_st_lcd(u8 lcd_reg, u32 val,
 128                               struct fb_info_aty *info)
 129 {
 130         aty_st_8(LCD_INDEX, lcd_reg, info);
 131         aty_st_le32(LCD_DATA, val, info);
 132 }
 133
 134 static void reset_gui(struct fb_info_aty *info)
 135 {
 136         aty_st_8(GEN_TEST_CNTL+1, 0x01, info);
 137         aty_st_8(GEN_TEST_CNTL+1, 0x00, info);
 138         aty_st_8(GEN_TEST_CNTL+1, 0x02, info);
 139         mdelay(5);
 140 }
 141
 142
 143 static void reset_sdram(struct fb_info_aty *info)
 144 {
 145         u8 temp;
 146
 147         temp = aty_ld_8(EXT_MEM_CNTL, info);
 148         temp |= 0x02;
 149         aty_st_8(EXT_MEM_CNTL, temp, info); // MEM_SDRAM_RESET = 1b
 150         temp |= 0x08;
 151         aty_st_8(EXT_MEM_CNTL, temp, info); // MEM_CYC_TEST    = 10b
 152         temp |= 0x0c;
 153         aty_st_8(EXT_MEM_CNTL, temp, info); // MEM_CYC_TEST    = 11b
 154         mdelay(5);
 155         temp &= 0xf3;
 156         aty_st_8(EXT_MEM_CNTL, temp, info); // MEM_CYC_TEST    = 00b
 157         temp &= 0xfd;
 158         aty_st_8(EXT_MEM_CNTL, temp, info); // MEM_SDRAM_REST  = 0b
 159         mdelay(5);
 160 }
 161
 162 static void init_dll(struct fb_info_aty *info)
 163 {
 164         // enable DLL
 165         aty_st_pll(PLL_GEN_CNTL,
 166                    aty_ld_pll(PLL_GEN_CNTL, info) & 0x7f,
 167                    info);
 168
 169         // reset DLL
 170         aty_st_pll(DLL_CNTL, 0x82, info);
 171         aty_st_pll(DLL_CNTL, 0xE2, info);
 172         mdelay(5);
 173         aty_st_pll(DLL_CNTL, 0x82, info);
 174         mdelay(6);
 175 }
 176
 177 static void reset_clocks(struct fb_info_aty *info, struct pll_ct *pll,
 178                          int hsync_enb)
 179 {
 180         reset_gui(info);
 181         aty_st_pll(MCLK_FB_DIV, pll->mclk_fb_div, info);
 182         aty_st_pll(SCLK_FB_DIV, pll->sclk_fb_div, info);
 183
 184         mdelay(15);
 185         init_dll(info);
 186         aty_st_8(GEN_TEST_CNTL+1, 0x00, info);
 187         mdelay(5);
 188         aty_st_8(CRTC_GEN_CNTL+3, 0x04, info);
 189         mdelay(6);
 190         reset_sdram(info);
 191         aty_st_8(CRTC_GEN_CNTL+3,
 192                  hsync_enb ? 0x00 : 0x04, info);
 193
 194         aty_st_pll(SPLL_CNTL2, pll->spll_cntl2, info);
 195         aty_st_pll(PLL_GEN_CNTL, pll->pll_gen_cntl, info);
 196         aty_st_pll(PLL_VCLK_CNTL, pll->pll_vclk_cntl, info);
 197 }
 198
 199 static int atyfb_xl_init(struct fb_info_aty *info)
 200 {
 201         int i, err;
 202         u32 temp;
 203         union aty_pll pll;
 204         const struct xl_card_cfg_t * card = &card_cfg[xl_card];
 205
 206         aty_st_8(CONFIG_STAT0, 0x85, info);
 207         mdelay(10);
 208
 209         /*
 210          * The following needs to be set before the call
 211          * to var_to_pll() below. They'll be re-set again
 212          * to the same values in aty_init().
 213          */
 214         info->ref_clk_per = 100000000UL/card->ref_crystal;
 215         info->ram_type = card->mem_type;
 216         info->total_vram = card->mem_size;
 217 #if HAS_VICTORIA == 1
 218         if (xl_card == VICTORIA) {
 219                 // the MCLK, XCLK are 120MHz on victoria card
 220                 info->mclk_per = 1000000/120;
 221                 info->xclk_per = 1000000/120;
 222                 info->features &= ~M64F_MFB_TIMES_4;
 223         }
 224 #endif
 225
 226         /*
 227          * Calculate mclk and xclk dividers, etc. The passed
 228          * pixclock and bpp values don't matter yet, the vclk
 229          * isn't programmed until later.
 230          */
 231         if ((err = aty_var_to_pll_ct(info, 39726, 8, &pll))) return err;
 232 //        if ((err = aty_pll_ct.var_to_pll(info, 39726, 8, &pll))) return err;
 233
 234
 235         aty_st_pll(LVDS_CNTL0, 0x00, info);
 236         aty_st_pll(DLL2_CNTL, card->dll2_cntl, info);
 237         aty_st_pll(V2PLL_CNTL, 0x10, info);
 238         aty_st_pll(MPLL_CNTL, MPLL_GAIN, info);
 239         aty_st_pll(VPLL_CNTL, VPLL_GAIN, info);
 240         aty_st_pll(PLL_VCLK_CNTL, 0x00, info);
 241         aty_st_pll(VFC_CNTL, 0x1B, info);
 242         aty_st_pll(PLL_REF_DIV, pll.ct.pll_ref_div, info);
 243         aty_st_pll(PLL_EXT_CNTL, pll.ct.pll_ext_cntl, info);
 244         aty_st_pll(SPLL_CNTL2, 0x03, info);
 245         aty_st_pll(PLL_GEN_CNTL, 0x44, info);
 246
 247         reset_clocks(info, &pll.ct, 0);
 248         mdelay(10);
 249
 250         aty_st_pll(VCLK_POST_DIV, 0x03, info);
 251         aty_st_pll(VCLK0_FB_DIV, 0xDA, info);
 252         aty_st_pll(VCLK_POST_DIV, 0x0F, info);
 253         aty_st_pll(VCLK1_FB_DIV, 0xF5, info);
 254         aty_st_pll(VCLK_POST_DIV, 0x3F, info);
 255         aty_st_pll(PLL_EXT_CNTL, 0x40 | pll.ct.pll_ext_cntl, info);
 256         aty_st_pll(VCLK2_FB_DIV, 0x00, info);
 257         aty_st_pll(VCLK_POST_DIV, 0xFF, info);
 258         aty_st_pll(PLL_EXT_CNTL, 0xC0 | pll.ct.pll_ext_cntl, info);
 259         aty_st_pll(VCLK3_FB_DIV, 0x00, info);
 260
 261         aty_st_8(BUS_CNTL, 0x01, info);
 262         aty_st_le32(BUS_CNTL, card->bus_cntl | 0x08000000, info);
 263
 264         aty_st_le32(CRTC_GEN_CNTL, 0x04000200, info);
 265         aty_st_le16(CONFIG_STAT0, 0x0020, info);
 266         aty_st_le32(MEM_CNTL, 0x10151A33, info);
 267         aty_st_le32(EXT_MEM_CNTL, 0xE0000C01, info);
 268         aty_st_le16(CRTC_GEN_CNTL+2, 0x0000, info);
 269         aty_st_le32(DAC_CNTL, card->dac_cntl, info);
 270         aty_st_le16(GEN_TEST_CNTL, 0x0100, info);
 271         aty_st_le32(CUSTOM_MACRO_CNTL, 0x003C0171, info);
 272         aty_st_le32(MEM_BUF_CNTL, 0x00382848, info);
 273
 274         aty_st_le32(HW_DEBUG, card->hw_debug, info);
 275         aty_st_le16(MEM_ADDR_CONFIG, 0x0000, info);
 276         aty_st_le16(GP_IO+2, 0x0000, info);
 277         aty_st_le16(GEN_TEST_CNTL, 0x0000, info);
 278         aty_st_le16(EXT_DAC_REGS+2, 0x0000, info);
 279         aty_st_le32(CRTC_INT_CNTL, 0x00000000, info);
 280         aty_st_le32(TIMER_CONFIG, 0x00000000, info);
 281         aty_st_le32(0xEC, 0x00000000, info);
 282         aty_st_le32(0xFC, 0x00000000, info);
 283
 284         for (i=0; i<sizeof(lcd_tbl)/sizeof(lcd_tbl_t); i++) {
 285                 aty_st_lcd(lcd_tbl[i].lcd_reg, lcd_tbl[i].val, info);
 286         }
 287
 288         aty_st_le16(CONFIG_STAT0, 0x00A4, info);
 289         mdelay(10);
 290
 291         aty_st_8(BUS_CNTL+1, 0xA0, info);
 292         mdelay(10);
 293
 294         reset_clocks(info, &pll.ct, 1);
 295         mdelay(10);
 296
 297         // something about power management
 298         aty_st_8(LCD_INDEX, 0x08, info);
 299         aty_st_8(LCD_DATA, 0x0A, info);
 300         aty_st_8(LCD_INDEX, 0x08, info);
 301         aty_st_8(LCD_DATA+3, 0x02, info);
 302         aty_st_8(LCD_INDEX, 0x08, info);
 303         aty_st_8(LCD_DATA, 0x0B, info);
 304         mdelay(2);
 305
 306         // enable display requests, enable CRTC
 307         aty_st_8(CRTC_GEN_CNTL+3, 0x02, info);
 308         // disable display
 309         aty_st_8(CRTC_GEN_CNTL, 0x40, info);
 310         // disable display requests, disable CRTC
 311         aty_st_8(CRTC_GEN_CNTL+3, 0x04, info);
 312         mdelay(10);
 313
 314         aty_st_pll(PLL_YCLK_CNTL, 0x25, info);
 315
 316         aty_st_le16(CUSTOM_MACRO_CNTL, 0x0179, info);
 317         aty_st_le16(CUSTOM_MACRO_CNTL+2, 0x005E, info);
 318         aty_st_le16(CUSTOM_MACRO_CNTL+2, card->custom_macro_cntl>>16, info);
 319         aty_st_8(CUSTOM_MACRO_CNTL+1,
 320                  (card->custom_macro_cntl>>8) & 0xff, info);
 321
 322         aty_st_le32(MEM_ADDR_CONFIG, card->mem_addr_config, info);
 323         aty_st_le32(MEM_CNTL, card->mem_cntl, info);
 324         aty_st_le32(EXT_MEM_CNTL, card->ext_mem_cntl, info);
 325
 326         aty_st_8(CONFIG_STAT0, 0xA0 | card->mem_type, info);
 327
 328         aty_st_pll(PLL_YCLK_CNTL, 0x01, info);
 329         mdelay(15);
 330         aty_st_pll(PLL_YCLK_CNTL, card->pll_yclk_cntl, info);
 331         mdelay(1);
 332
 333         reset_clocks(info, &pll.ct, 0);
 334         mdelay(50);
 335         reset_clocks(info, &pll.ct, 0);
 336         mdelay(50);
 337
 338         // enable extended register block
 339         aty_st_8(BUS_CNTL+3, 0x7B, info);
 340         mdelay(1);
 341         // disable extended register block
 342         aty_st_8(BUS_CNTL+3, 0x73, info);
 343
 344         aty_st_8(CONFIG_STAT0, 0x80 | card->mem_type, info);
 345
 346         // disable display requests, disable CRTC
 347         aty_st_8(CRTC_GEN_CNTL+3, 0x04, info);
 348         // disable mapping registers in VGA aperture
 349         aty_st_8(CONFIG_CNTL, aty_ld_8(CONFIG_CNTL, info) & ~0x04, info);
 350         mdelay(50);
 351         // enable display requests, enable CRTC
 352         aty_st_8(CRTC_GEN_CNTL+3, 0x02, info);
 353
 354         // make GPIO's 14,15,16 all inputs
 355         aty_st_8(LCD_INDEX, 0x07, info);
 356         aty_st_8(LCD_DATA+3, 0x00, info);
 357
 358         // enable the display
 359         aty_st_8(CRTC_GEN_CNTL, 0x00, info);
 360         mdelay(17);
 361         // reset the memory controller
 362         aty_st_8(GEN_TEST_CNTL+1, 0x02, info);
 363         mdelay(15);
 364         aty_st_8(GEN_TEST_CNTL+1, 0x00, info);
 365         mdelay(30);
 366
 367         // enable extended register block
 368         aty_st_8(BUS_CNTL+3,
 369                  (u8)(aty_ld_8(BUS_CNTL+3, info) | 0x08),
 370                  info);
 371         // set FIFO size to 512 (PIO)
 372         aty_st_le32(GUI_CNTL,
 373                     aty_ld_le32(GUI_CNTL, info) & ~0x3,
 374                     info);
 375
 376         // enable CRT and disable lcd
 377         aty_st_8(LCD_INDEX, 0x01, info);
 378         temp = aty_ld_le32(LCD_DATA, info);
 379         temp = (temp | 0x01) & ~0x02;
 380         aty_st_le32(LCD_DATA, temp, info);
 381
 382         return 0;
 383 }
 384
 385 static char m64n_xl_33[] = "3D RAGE (XL PCI-33MHz)";
 386 static char m64n_xl_66[] = "3D RAGE (XL PCI-66MHz)";
 387
 388
 389 #if CONFIG_CONSOLE_BTEXT==1
 390 static void aty_set_crtc(const struct fb_info_aty *info,
 391                          const struct crtc *crtc);
 392 static int aty_var_to_crtc(const struct fb_info_aty *info,
 393                            const struct fb_var_screeninfo *var,
 394                            struct crtc *crtc);
 395 #if PLL_CRTC_DECODE==1
 396 static int aty_crtc_to_var(const struct crtc *crtc,
 397                            struct fb_var_screeninfo *var);
 398 #endif
 399
 400 static void atyfb_set_par(const struct atyfb_par *par,
 401                           struct fb_info_aty *info);
 402 static int atyfb_decode_var(const struct fb_var_screeninfo *var,
 403                             struct atyfb_par *par,
 404                             const struct fb_info_aty *info);
 405 #if PLL_CRTC_DECODE==1
 406 static int atyfb_encode_var(struct fb_var_screeninfo *var,
 407                             const struct atyfb_par *par,
 408                             const struct fb_info_aty *info);
 409 #endif
 410
 411 static void do_install_cmap(int con, struct fb_info_aty *info);
 412
 413 #if 0
 414 static u32 default_vram  = 0;
 415 #endif
 416
 417 unsigned char color_table[] = { 0, 4, 2, 6, 1, 5, 3, 7,
 418                                        8,12,10,14, 9,13,11,15 };
 419 #if 0
 420 /* the default colour table, for VGA+ colour systems */
 421 int default_red[] = {0x00,0xaa,0x00,0xaa,0x00,0xaa,0x00,0xaa,
 422     0x55,0xff,0x55,0xff,0x55,0xff,0x55,0xff};
 423 int default_grn[] = {0x00,0x00,0xaa,0x55,0x00,0x00,0xaa,0xaa,
 424     0x55,0x55,0xff,0xff,0x55,0x55,0xff,0xff};
 425 int default_blu[] = {0x00,0x00,0x00,0x00,0xaa,0xaa,0xaa,0xaa,
 426     0x55,0x55,0x55,0x55,0xff,0xff,0xff,0xff};
 427 #endif
 428
 429 struct fb_var_screeninfo default_var = {
 430     /* 640x480, 60 Hz, Non-Interlaced (25.175 MHz dotclock) */
 431     640, 480, 640, 480, 0, 0, 8, 0,
 432     {0, 8, 0}, {0, 8, 0}, {0, 8, 0}, {0, 0, 0},
 433     0, 0, -1, -1, 0, 39722, 48, 16, 33, 10, 96, 2,
 434     0, FB_VMODE_NONINTERLACED
 435 };
 436
 437 #endif /*CONFIG_CONSOLE_BTEXT*/
 438
 439 static struct {
 440     u16 pci_id, chip_type;
 441     u8 rev_mask, rev_val;
 442     const char *name;
 443     int pll, mclk, xclk;
 444     u32 features;
 445 } aty_chips[] = {
 446     /* 3D RAGE XL PCI-66/BGA */
 447     { 0x474f, 0x474f, 0x00, 0x00, m64n_xl_66, 230, 83, 63, M64F_GT | M64F_INTEGRATED | M64F_RESET_3D | M64F_GTB_DSP | M64F_SDRAM_MAGIC_PLL | M64F_EXTRA_BRIGHT | M64F_XL_DLL | M64F_MFB_TIMES_4 },
 448     /* 3D RAGE XL PCI-33/BGA */
 449     { 0x4752, 0x4752, 0x00, 0x00, m64n_xl_33, 230, 83, 63, M64F_GT | M64F_INTEGRATED | M64F_RESET_3D | M64F_GTB_DSP | M64F_SDRAM_MAGIC_PLL | M64F_EXTRA_BRIGHT | M64F_XL_DLL | M64F_MFB_TIMES_4 },
 450 };
 451 #if CONFIG_CONSOLE_BTEXT==1
 452 static void aty_calc_mem_refresh(struct fb_info_aty *info,
 453                                         u16 id,
 454                                         int xclk)
 455 {
 456         int i, size;
 457 #if 0
 458         const int ragepro_tbl[] = {
 459                 44, 50, 55, 66, 75, 80, 100
 460         };
 461 #endif
 462         const int ragexl_tbl[] = {
 463                 50, 66, 75, 83, 90, 95, 100, 105,
 464                 110, 115, 120, 125, 133, 143, 166
 465         };
 466         const int *refresh_tbl;
 467 #if 0
 468         if (IS_XL(id)) {
 469 #endif
 470                 refresh_tbl = ragexl_tbl;
 471                 size = sizeof(ragexl_tbl)/sizeof(int);
 472 #if 0
 473         } else {
 474                 refresh_tbl = ragepro_tbl;
 475                 size = sizeof(ragepro_tbl)/sizeof(int);
 476         }
 477 #endif
 478
 479         for (i=0; i < size; i++) {
 480                 if (xclk < refresh_tbl[i])
 481                         break;
 482         }
 483
 484         info->mem_refresh_rate = i;
 485 }
 486 #endif /*CONFIG_CONSOLE_BTEXT */
 487 static void ati_ragexl_init(device_t dev) {
 488         u32 chip_id;
 489         u32 i;
 490         int j;
 491         u16 type;
 492         u8 rev;
 493         const char *chipname = NULL, *xtal;
 494         int pll, mclk, xclk;
 495
 496 #if CONFIG_CONSOLE_BTEXT==1
 497
 498 #if 0
 499         int gtb_memsize, k;
 500 #endif
 501
 502         struct fb_var_screeninfo var;
 503 #if 0
 504         struct display *disp;
 505 #endif
 506
 507 #if 0
 508         u8 pll_ref_div;
 509 #endif
 510
 511 #endif /*CONFIG_CONSOLE_BTEXT==1 */
 512
 513         struct fb_info_aty *info;
 514         struct fb_info_aty info_t;
 515         struct resource *res;
 516         info = &info_t;
 517
 518 #define USE_AUX_REG 1
 519
 520
 521         res = &dev->resource[0];
 522         if(res->flags & IORESOURCE_IO) {
 523                 res = &dev->resource[1];
 524         }
 525
 526 #if CONFIG_CONSOLE_BTEXT==1
 527         info->frame_buffer = res->base;
 528 #endif /* CONFIG_CONSOLE_BTEXT */
 529
 530 #if USE_AUX_REG==0
 531         info->ati_regbase = res->base+0x7ff000+0xc00;
 532 #else
 533         res = &dev->resource[2];
 534         if(res->flags & IORESOURCE_MEM) {
 535                 info->ati_regbase = res->base+0x400; //using auxiliary register
 536         }
 537
 538 #endif
 539
 540 #if CONFIG_CONSOLE_BTEXT==1
 541         info->aty_cmap_regs = (struct aty_cmap_regs *)(info->ati_regbase+0xc0);
 542 #endif
 543
 544 #if 0
 545         printk_debug("ati_regbase = 0x%08x, frame_buffer = 0x%08x\r\n", info->ati_regbase, info->frame_buffer);
 546 #endif
 547
 548         chip_id = aty_ld_le32(CONFIG_CHIP_ID, info);
 549         type = chip_id & CFG_CHIP_TYPE;
 550         rev = (chip_id & CFG_CHIP_REV)>>24;
 551         for (j = 0; j < (sizeof(aty_chips)/sizeof(*aty_chips)); j++)
 552                 if (type == aty_chips[j].chip_type &&
 553                         (rev & aty_chips[j].rev_mask) == aty_chips[j].rev_val) {
 554                         chipname = aty_chips[j].name;
 555                         pll = aty_chips[j].pll;
 556                         mclk = aty_chips[j].mclk;
 557                         xclk = aty_chips[j].xclk;
 558                         info->features = aty_chips[j].features;
 559                         goto found;
 560         }
 561         printk_spew("ati_ragexl_init: Unknown mach64 0x%04x rev 0x%04x\n", type, rev);
 562         return ;
 563
 564 found:
 565         printk_info("ati_ragexl_init: %s [0x%04x rev 0x%02x]\r\n", chipname, type, rev);
 566 #if 0
 567         if (M64_HAS(INTEGRATED)) {
 568                 /* for many chips, the mclk is 67 MHz for SDRAM, 63 MHz otherwise */
 569                 if (mclk == 67 && info->ram_type < SDRAM)
 570                         mclk = 63;
 571         }
 572 #endif
 573 #if CONFIG_CONSOLE_BTEXT==1
 574         aty_calc_mem_refresh(info, type, xclk);
 575 #endif /* CONFIG_CONSOLE_BTEXT */
 576
 577         info->pll_per = 1000000/pll;
 578         info->mclk_per = 1000000/mclk;
 579         info->xclk_per = 1000000/xclk;
 580
 581 //        info->dac_ops = &aty_dac_ct;
 582 //        info->pll_ops = &aty_pll_ct;
 583         info->bus_type = PCI;
 584
 585
 586         atyfb_xl_init(info);
 587
 588 #if CONFIG_CONSOLE_BTEXT==1
 589
 590         info->ram_type = (aty_ld_le32(CONFIG_STAT0, info) & 0x07);
 591
 592         info->ref_clk_per = 1000000000000ULL/14318180;
 593         xtal = "14.31818";
 594 #if 0
 595         if (M64_HAS(GTB_DSP) && (pll_ref_div = aty_ld_pll(PLL_REF_DIV, info))) {
 596                 int diff1, diff2;
 597                 diff1 = 510*14/pll_ref_div-pll;
 598                 diff2 = 510*29/pll_ref_div-pll;
 599                 if (diff1 < 0)
 600                         diff1 = -diff1;
 601                 if (diff2 < 0)
 602                         diff2 = -diff2;
 603                 if (diff2 < diff1) {
 604                         info->ref_clk_per = 1000000000000ULL/29498928;
 605                         xtal = "29.498928";
 606                 }
 607         }
 608 #endif
 609
 610     i = aty_ld_le32(MEM_CNTL, info);
 611 #if 0
 612     gtb_memsize = M64_HAS(GTB_DSP);
 613     if (gtb_memsize)  // We have
 614 #endif
 615         switch (i & 0xF) {      /* 0xF used instead of MEM_SIZE_ALIAS */
 616             case MEM_SIZE_512K:
 617                 info->total_vram = 0x80000;
 618                 break;
 619             case MEM_SIZE_1M:
 620                 info->total_vram = 0x100000;
 621                 break;
 622             case MEM_SIZE_2M_GTB:
 623                 info->total_vram = 0x200000;
 624                 break;
 625             case MEM_SIZE_4M_GTB:
 626                 info->total_vram = 0x400000;
 627                 break;
 628             case MEM_SIZE_6M_GTB:
 629                 info->total_vram = 0x600000;
 630                 break;
 631             case MEM_SIZE_8M_GTB:
 632                 info->total_vram = 0x800000;
 633                 break;
 634             default:
 635                 info->total_vram = 0x80000;
 636         }
 637 #if 0
 638     else
 639         switch (i & MEM_SIZE_ALIAS) {
 640             case MEM_SIZE_512K:
 641                 info->total_vram = 0x80000;
 642                 break;
 643             case MEM_SIZE_1M:
 644                 info->total_vram = 0x100000;
 645                 break;
 646             case MEM_SIZE_2M:
 647                 info->total_vram = 0x200000;
 648                 break;
 649             case MEM_SIZE_4M:
 650                 info->total_vram = 0x400000;
 651                 break;
 652             case MEM_SIZE_6M:
 653                 info->total_vram = 0x600000;
 654                 break;
 655             case MEM_SIZE_8M:
 656                 info->total_vram = 0x800000;
 657                 break;
 658             default:
 659                 info->total_vram = 0x80000;
 660        }
 661 #endif
 662
 663     if (M64_HAS(MAGIC_VRAM_SIZE)) {
 664         if (aty_ld_le32(CONFIG_STAT1, info) & 0x40000000)
 665           info->total_vram += 0x400000;
 666     }
 667 #if 0
 668     if (default_vram) {
 669         info->total_vram = default_vram*1024;
 670         i = i & ~(gtb_memsize ? 0xF : MEM_SIZE_ALIAS);
 671         if (info->total_vram <= 0x80000)
 672             i |= MEM_SIZE_512K;
 673         else if (info->total_vram <= 0x100000)
 674             i |= MEM_SIZE_1M;
 675         else if (info->total_vram <= 0x200000)
 676             i |= gtb_memsize ? MEM_SIZE_2M_GTB : MEM_SIZE_2M;
 677         else if (info->total_vram <= 0x400000)
 678             i |= gtb_memsize ? MEM_SIZE_4M_GTB : MEM_SIZE_4M;
 679         else if (info->total_vram <= 0x600000)
 680             i |= gtb_memsize ? MEM_SIZE_6M_GTB : MEM_SIZE_6M;
 681         else
 682             i |= gtb_memsize ? MEM_SIZE_8M_GTB : MEM_SIZE_8M;
 683         aty_st_le32(MEM_CNTL, i, info);
 684     }
 685 #endif
 686
 687     /* Clear the video memory */
 688 //    fb_memset((void *)info->frame_buffer, 0, info->total_vram);
 689 #if 0
 690         disp = &info->disp;
 691
 692 //    strcpy(info->fb_info.modename, atyfb_name);
 693     info->fb_info.node = -1;
 694 //    info->fb_info.fbops = &atyfb_ops;
 695     info->fb_info.disp = disp;
 696 //    strcpy(info->fb_info.fontname, fontname);
 697     info->fb_info.changevar = NULL;
 698 //    info->fb_info.switch_con = &atyfbcon_switch;
 699 //    info->fb_info.updatevar = &atyfbcon_updatevar;
 700 //    info->fb_info.blank = &atyfbcon_blank;
 701     info->fb_info.flags = FBINFO_FLAG_DEFAULT;
 702 #endif
 703         var = default_var;
 704
 705 #if 0
 706     if (noaccel)  // We has noaccel in default
 707         var.accel_flags &= ~FB_ACCELF_TEXT;
 708     else
 709         var.accel_flags |= FB_ACCELF_TEXT;
 710 #endif
 711
 712     if (var.yres == var.yres_virtual) {
 713         u32 vram = info->total_vram ;
 714         var.yres_virtual = ((vram * 8) / var.bits_per_pixel) / var.xres_virtual;
 715         if (var.yres_virtual < var.yres)
 716                 var.yres_virtual = var.yres;
 717     }
 718
 719     if (atyfb_decode_var(&var, &info->default_par, info)) {
 720 #if 0
 721         printk_debug("atyfb: can't set default video mode\n");
 722 #endif
 723         return ;
 724     }
 725 #if 0
 726     for (j = 0; j < 16; j++) {
 727         k = color_table[j];
 728         info->palette[j].red = default_red[k];
 729         info->palette[j].green = default_grn[k];
 730         info->palette[j].blue = default_blu[k];
 731     }
 732 #endif
 733
 734 #if 0
 735     if (curblink && M64_HAS(INTEGRATED)) {
 736         info->cursor = aty_init_cursor(info);
 737         if (info->cursor) {
 738             info->dispsw.cursor = atyfb_cursor;
 739             info->dispsw.set_font = atyfb_set_font;
 740         }
 741     }
 742 #endif
 743
 744 #if PLL_CRTC_DECODE==1
 745         atyfb_set_var(&var, -1, &info->fb_info);
 746 #else
 747             atyfb_set_par(&info->default_par, info);
 748 //            do_install_cmap(-1, &info->fb_info);
 749             do_install_cmap(-1, info);
 750 #endif
 751
 752 #if PLL_CRTC_DECODE==1
 753
 754     printk_spew("framebuffer=0x%08x, width=%d, height=%d, bpp=%d, pitch=%d\n",info->frame_buffer,
 755                          (((info->current_par.crtc.h_tot_disp>>16) & 0xff)+1)*8,
 756                          ((info->current_par.crtc.v_tot_disp>>16) & 0x7ff)+1,
 757                          info->current_par.crtc.bpp,
 758                          info->current_par.crtc.vxres*info->default_par.crtc.bpp/8
 759                         );
 760  btext_setup_display(
 761                          (((info->current_par.crtc.h_tot_disp>>16) & 0xff)+1)*8,
 762                          ((info->current_par.crtc.v_tot_disp>>16) & 0x7ff)+1,
 763                          info->current_par.crtc.bpp,
 764                          info->current_par.crtc.vxres*info->current_par.crtc.bpp/8,info->frame_buffer);
 765 #else
 766     printk_spew("framebuffer=0x%08x, width=%d, height=%d, bpp=%d, pitch=%d\n",info->frame_buffer,
 767                          (((info->default_par.crtc.h_tot_disp>>16) & 0xff)+1)*8,
 768                          ((info->default_par.crtc.v_tot_disp>>16) & 0x7ff)+1,
 769                          info->default_par.crtc.bpp,
 770                          info->default_par.crtc.vxres*info->default_par.crtc.bpp/8
 771                         );
 772  btext_setup_display(
 773                          (((info->default_par.crtc.h_tot_disp>>16) & 0xff)+1)*8,
 774                          ((info->default_par.crtc.v_tot_disp>>16) & 0x7ff)+1,
 775                          info->default_par.crtc.bpp,
 776                          info->default_par.crtc.vxres*info->default_par.crtc.bpp/8,info->frame_buffer);
 777 #endif
 778
 779  btext_clearscreen();
 780
 781  map_boot_text();
 782
 783 #if 0
 784
 785  btext_drawstring("test framebuffer\n");
 786
 787  mdelay(10000);
 788 // test end
 789 #endif
 790
 791 #endif /* CONFIG_CONSOLE_BTEXT */
 792
 793 }
 794
 795 #if CONFIG_CONSOLE_BTEXT==1
 796
 797 static int atyfb_decode_var(const struct fb_var_screeninfo *var,
 798                             struct atyfb_par *par,
 799                             const struct fb_info_aty *info)
 800 {
 801     int err;
 802
 803     if ((err = aty_var_to_crtc(info, var, &par->crtc)) ||
 804         (err = aty_var_to_pll_ct(info, var->pixclock, par->crtc.bpp,
 805                                          &par->pll)))
 806         return err;
 807
 808 #if 0
 809     if (var->accel_flags & FB_ACCELF_TEXT)
 810         par->accel_flags = FB_ACCELF_TEXT;
 811     else
 812 #endif
 813         par->accel_flags = 0;
 814
 815 #if 0 /* fbmon is not done. uncomment for 2.5.x -brad */
 816     if (!fbmon_valid_timings(var->pixclock, htotal, vtotal, info))
 817         return -EINVAL;
 818 #endif
 819
 820     return 0;
 821 }
 822 #if PLL_CRTC_DECODE==1
 823 static int atyfb_encode_var(struct fb_var_screeninfo *var,
 824                             const struct atyfb_par *par,
 825                             const struct fb_info_aty *info)
 826 {
 827     int err;
 828
 829     memset(var, 0, sizeof(struct fb_var_screeninfo));
 830
 831     if ((err = aty_crtc_to_var(&par->crtc, var)))
 832         return err;
 833     var->pixclock = aty_pll_ct_to_var(info, &par->pll);
 834
 835     var->height = -1;
 836     var->width = -1;
 837     var->accel_flags = par->accel_flags;
 838
 839     return 0;
 840 }
 841 #endif
 842 static void aty_set_crtc(const struct fb_info_aty *info,
 843                          const struct crtc *crtc)
 844 {
 845     aty_st_le32(CRTC_H_TOTAL_DISP, crtc->h_tot_disp, info);
 846     aty_st_le32(CRTC_H_SYNC_STRT_WID, crtc->h_sync_strt_wid, info);
 847     aty_st_le32(CRTC_V_TOTAL_DISP, crtc->v_tot_disp, info);
 848     aty_st_le32(CRTC_V_SYNC_STRT_WID, crtc->v_sync_strt_wid, info);
 849     aty_st_le32(CRTC_VLINE_CRNT_VLINE, 0, info);
 850     aty_st_le32(CRTC_OFF_PITCH, crtc->off_pitch, info);
 851     aty_st_le32(CRTC_GEN_CNTL, crtc->gen_cntl, info);
 852 }
 853
 854 static int aty_var_to_crtc(const struct fb_info_aty *info,
 855                            const struct fb_var_screeninfo *var,
 856                            struct crtc *crtc)
 857 {
 858     u32 xres, yres, vxres, vyres, xoffset, yoffset, bpp;
 859     u32 left, right, upper, lower, hslen, vslen, sync, vmode;
 860     u32 h_total, h_disp, h_sync_strt, h_sync_dly, h_sync_wid, h_sync_pol;
 861     u32 v_total, v_disp, v_sync_strt, v_sync_wid, v_sync_pol, c_sync;
 862     u32 pix_width, dp_pix_width, dp_chain_mask;
 863
 864     /* input */
 865     xres = var->xres;
 866     yres = var->yres;
 867     vxres = var->xres_virtual;
 868     vyres = var->yres_virtual;
 869     xoffset = var->xoffset;
 870     yoffset = var->yoffset;
 871     bpp = var->bits_per_pixel;
 872     left = var->left_margin;
 873     right = var->right_margin;
 874     upper = var->upper_margin;
 875     lower = var->lower_margin;
 876     hslen = var->hsync_len;
 877     vslen = var->vsync_len;
 878     sync = var->sync;
 879     vmode = var->vmode;
 880
 881     /* convert (and round up) and validate */
 882     xres = (xres+7) & ~7;
 883     xoffset = (xoffset+7) & ~7;
 884     vxres = (vxres+7) & ~7;
 885     if (vxres < xres+xoffset)
 886         vxres = xres+xoffset;
 887     h_disp = xres/8-1;
 888     if (h_disp > 0xff)
 889         FAIL("h_disp too large");
 890     h_sync_strt = h_disp+(right/8);
 891     if (h_sync_strt > 0x1ff)
 892         FAIL("h_sync_start too large");
 893     h_sync_dly = right & 7;
 894     h_sync_wid = (hslen+7)/8;
 895     if (h_sync_wid > 0x1f)
 896         FAIL("h_sync_wid too large");
 897     h_total = h_sync_strt+h_sync_wid+(h_sync_dly+left+7)/8;
 898     if (h_total > 0x1ff)
 899      FAIL("h_total too large");
 900     h_sync_pol = sync & FB_SYNC_HOR_HIGH_ACT ? 0 : 1;
 901
 902     if (vyres < yres+yoffset)
 903         vyres = yres+yoffset;
 904     v_disp = yres-1;
 905     if (v_disp > 0x7ff)
 906         FAIL("v_disp too large");
 907     v_sync_strt = v_disp+lower;
 908     if (v_sync_strt > 0x7ff)
 909         FAIL("v_sync_strt too large");
 910     v_sync_wid = vslen;
 911     if (v_sync_wid > 0x1f)
 912         FAIL("v_sync_wid too large");
 913     v_total = v_sync_strt+v_sync_wid+upper;
 914     if (v_total > 0x7ff)
 915         FAIL("v_total too large");
 916     v_sync_pol = sync & FB_SYNC_VERT_HIGH_ACT ? 0 : 1;
 917
 918     c_sync = sync & FB_SYNC_COMP_HIGH_ACT ? CRTC_CSYNC_EN : 0;
 919
 920     if (bpp <= 8) {
 921         bpp = 8;
 922         pix_width = CRTC_PIX_WIDTH_8BPP;
 923         dp_pix_width = HOST_8BPP | SRC_8BPP | DST_8BPP | BYTE_ORDER_LSB_TO_MSB;
 924         dp_chain_mask = 0x8080;
 925     }
 926 #if SUPPORT_8_BPP_ABOVE==1
 927    else if (bpp <= 16) {
 928         bpp = 16;
 929         pix_width = CRTC_PIX_WIDTH_15BPP;
 930         dp_pix_width = HOST_15BPP | SRC_15BPP | DST_15BPP |
 931                        BYTE_ORDER_LSB_TO_MSB;
 932         dp_chain_mask = 0x4210;
 933     } else if (bpp <= 24 && M64_HAS(INTEGRATED)) {
 934         bpp = 24;
 935         pix_width = CRTC_PIX_WIDTH_24BPP;
 936         dp_pix_width = HOST_8BPP | SRC_8BPP | DST_8BPP | BYTE_ORDER_LSB_TO_MSB;
 937         dp_chain_mask = 0x8080;
 938     } else if (bpp <= 32) {
 939         bpp = 32;
 940         pix_width = CRTC_PIX_WIDTH_32BPP;
 941         dp_pix_width = HOST_32BPP | SRC_32BPP | DST_32BPP |
 942                        BYTE_ORDER_LSB_TO_MSB;
 943         dp_chain_mask = 0x8080;
 944     }
 945 #endif
 946 else
 947         FAIL("invalid bpp");
 948
 949     if (vxres*vyres*bpp/8 > info->total_vram)
 950         FAIL("not enough video RAM");
 951   if ((vmode & FB_VMODE_MASK) != FB_VMODE_NONINTERLACED)
 952         FAIL("invalid vmode");
 953
 954     /* output */
 955     crtc->vxres = vxres;
 956     crtc->vyres = vyres;
 957     crtc->xoffset = xoffset;
 958     crtc->yoffset = yoffset;
 959     crtc->bpp = bpp;
 960     crtc->h_tot_disp = h_total | (h_disp<<16);
 961     crtc->h_sync_strt_wid = (h_sync_strt & 0xff) | (h_sync_dly<<8) |
 962                             ((h_sync_strt & 0x100)<<4) | (h_sync_wid<<16) |
 963                             (h_sync_pol<<21);
 964     crtc->v_tot_disp = v_total | (v_disp<<16);
 965     crtc->v_sync_strt_wid = v_sync_strt | (v_sync_wid<<16) | (v_sync_pol<<21);
 966     crtc->off_pitch = ((yoffset*vxres+xoffset)*bpp/64) | (vxres<<19);
 967     crtc->gen_cntl = pix_width | c_sync | CRTC_EXT_DISP_EN | CRTC_ENABLE;
 968     if (M64_HAS(MAGIC_FIFO)) {
 969         /* Not VTB/GTB */
 970         /* FIXME: magic FIFO values */
 971         crtc->gen_cntl |= aty_ld_le32(CRTC_GEN_CNTL, info) & 0x000e0000;
 972     }
 973     crtc->dp_pix_width = dp_pix_width;
 974     crtc->dp_chain_mask = dp_chain_mask;
 975
 976     return 0;
 977 }
 978 #if PLL_CRTC_DECODE==1
 979 static int aty_crtc_to_var(const struct crtc *crtc,
 980                            struct fb_var_screeninfo *var)
 981 {
 982     u32 xres, yres, bpp, left, right, upper, lower, hslen, vslen, sync;
 983     u32 h_total, h_disp, h_sync_strt, h_sync_dly, h_sync_wid, h_sync_pol;
 984     u32 v_total, v_disp, v_sync_strt, v_sync_wid, v_sync_pol, c_sync;
 985     u32 pix_width;
 986
 987     /* input */
 988     h_total = crtc->h_tot_disp & 0x1ff;
 989     h_disp = (crtc->h_tot_disp>>16) & 0xff;
 990     h_sync_strt = (crtc->h_sync_strt_wid & 0xff) |
 991                   ((crtc->h_sync_strt_wid>>4) & 0x100);
 992     h_sync_dly = (crtc->h_sync_strt_wid>>8) & 0x7;
 993     h_sync_wid = (crtc->h_sync_strt_wid>>16) & 0x1f;
 994     h_sync_pol = (crtc->h_sync_strt_wid>>21) & 0x1;
 995     v_total = crtc->v_tot_disp & 0x7ff;
 996     v_disp = (crtc->v_tot_disp>>16) & 0x7ff;
 997     v_sync_strt = crtc->v_sync_strt_wid & 0x7ff;
 998     v_sync_wid = (crtc->v_sync_strt_wid>>16) & 0x1f;
 999     v_sync_pol = (crtc->v_sync_strt_wid>>21) & 0x1;
1000     c_sync = crtc->gen_cntl & CRTC_CSYNC_EN ? 1 : 0;
1001     pix_width = crtc->gen_cntl & CRTC_PIX_WIDTH_MASK;
1002
1003     /* convert */
1004     xres = (h_disp+1)*8;
1005     yres = v_disp+1;
1006     left = (h_total-h_sync_strt-h_sync_wid)*8-h_sync_dly;
1007     right = (h_sync_strt-h_disp)*8+h_sync_dly;
1008     hslen = h_sync_wid*8;
1009     upper = v_total-v_sync_strt-v_sync_wid;
1010     lower = v_sync_strt-v_disp;
1011     vslen = v_sync_wid;
1012     sync = (h_sync_pol ? 0 : FB_SYNC_HOR_HIGH_ACT) |
1013            (v_sync_pol ? 0 : FB_SYNC_VERT_HIGH_ACT) |
1014            (c_sync ? FB_SYNC_COMP_HIGH_ACT : 0);
1015
1016     switch (pix_width) {
1017 #if 0
1018         case CRTC_PIX_WIDTH_4BPP:
1019             bpp = 4;
1020             var->red.offset = 0;
1021             var->red.length = 8;
1022             var->green.offset = 0;
1023             var->green.length = 8;
1024             var->blue.offset = 0;
1025             var->blue.length = 8;
1026             var->transp.offset = 0;
1027             var->transp.length = 0;
1028             break;
1029 #endif
1030         case CRTC_PIX_WIDTH_8BPP:
1031             bpp = 8;
1032             var->red.offset = 0;
1033             var->red.length = 8;
1034             var->green.offset = 0;
1035             var->green.length = 8;
1036             var->blue.offset = 0;
1037             var->blue.length = 8;
1038             var->transp.offset = 0;
1039             var->transp.length = 0;
1040             break;
1041 #if SUPPORT_8_BPP_ABOVE==1
1042         case CRTC_PIX_WIDTH_15BPP:      /* RGB 555 */
1043             bpp = 16;
1044             var->red.offset = 10;
1045             var->red.length = 5;
1046             var->green.offset = 5;
1047             var->green.length = 5;
1048             var->blue.offset = 0;
1049             var->blue.length = 5;
1050             var->transp.offset = 0;
1051             var->transp.length = 0;
1052             break;
1053         case CRTC_PIX_WIDTH_16BPP:      /* RGB 565 */
1054             bpp = 16;
1055             var->red.offset = 11;
1056             var->red.length = 5;
1057             var->green.offset = 5;
1058             var->green.length = 6;
1059             var->blue.offset = 0;
1060             var->blue.length = 5;
1061             var->transp.offset = 0;
1062             var->transp.length = 0;
1063             break;
1064         case CRTC_PIX_WIDTH_24BPP:      /* RGB 888 */
1065             bpp = 24;
1066             var->red.offset = 16;
1067             var->red.length = 8;
1068             var->green.offset = 8;
1069             var->green.length = 8;
1070             var->blue.offset = 0;
1071             var->blue.length = 8;
1072            var->transp.offset = 0;
1073             var->transp.length = 0;
1074             break;
1075         case CRTC_PIX_WIDTH_32BPP:      /* ARGB 8888 */
1076             bpp = 32;
1077             var->red.offset = 16;
1078             var->red.length = 8;
1079             var->green.offset = 8;
1080             var->green.length = 8;
1081             var->blue.offset = 0;
1082             var->blue.length = 8;
1083             var->transp.offset = 24;
1084             var->transp.length = 8;
1085             break;
1086 #endif
1087         default:
1088             FAIL("Invalid pixel width");
1089     }
1090
1091     /* output */
1092     var->xres = xres;
1093     var->yres = yres;
1094     var->xres_virtual = crtc->vxres;
1095     var->yres_virtual = crtc->vyres;
1096     var->bits_per_pixel = bpp;
1097     var->xoffset = crtc->xoffset;
1098     var->yoffset = crtc->yoffset;
1099     var->left_margin = left;
1100     var->right_margin = right;
1101     var->upper_margin = upper;
1102     var->lower_margin = lower;
1103     var->hsync_len = hslen;
1104     var->vsync_len = vslen;
1105     var->sync = sync;
1106     var->vmode = FB_VMODE_NONINTERLACED;
1107
1108     return 0;
1109 }
1110 #endif
1111
1112 #if 0
1113 static int encode_fix(struct fb_fix_screeninfo *fix,
1114                       const struct atyfb_par *par,
1115                       const struct fb_info_aty *info)
1116 {
1117     memset(fix, 0, sizeof(struct fb_fix_screeninfo));
1118
1119    // strcpy(fix->id, atyfb_name);
1120          memcpy(fix->id, "atyfb", 5);
1121     fix->smem_start = info->frame_buffer;
1122     fix->smem_len = (u32)info->total_vram;
1123
1124     /*
1125      *  Reg Block 0 (CT-compatible block) is at ati_regbase_phys
1126      *  Reg Block 1 (multimedia extensions) is at ati_regbase_phys-0x400
1127      */
1128     if (M64_HAS(GX)) {
1129         fix->mmio_start = info->ati_regbase;
1130         fix->mmio_len = 0x400;
1131         fix->accel = FB_ACCEL_ATI_MACH64GX;
1132     } else if (M64_HAS(CT)) {
1133         fix->mmio_start = info->ati_regbase;
1134         fix->mmio_len = 0x400;
1135         fix->accel = FB_ACCEL_ATI_MACH64CT;
1136     } else if (M64_HAS(VT)) {
1137         fix->mmio_start = info->ati_regbase-0x400;
1138         fix->mmio_len = 0x800;
1139         fix->accel = FB_ACCEL_ATI_MACH64VT;
1140     } else /* if (M64_HAS(GT)) */ {
1141         fix->mmio_start = info->ati_regbase-0x400;
1142         fix->mmio_len = 0x800;
1143         fix->accel = FB_ACCEL_ATI_MACH64GT;
1144     }
1145     fix->type = FB_TYPE_PACKED_PIXELS;
1146     fix->type_aux = 0;
1147     fix->line_length = par->crtc.vxres*par->crtc.bpp/8;
1148     fix->visual = par->crtc.bpp <= 8 ? FB_VISUAL_PSEUDOCOLOR
1149                                      : FB_VISUAL_DIRECTCOLOR;
1150     fix->ywrapstep = 0;
1151     fix->xpanstep = 8;
1152     fix->ypanstep = 1;
1153
1154     return 0;
1155 }
1156 #endif
1157    /*
1158      *  Set the User Defined Part of the Display
1159      */
1160 #if PLL_CRTC_DECODE==1
1161 static int atyfb_set_var(struct fb_var_screeninfo *var, int con,
1162                          struct fb_info *fb)
1163 {
1164     struct fb_info_aty *info = (struct fb_info_aty *)fb;
1165     struct atyfb_par par;
1166 #if 0
1167     struct display *display;
1168     int oldxres, oldyres, oldvxres, oldvyres, oldbpp, oldaccel, accel;
1169 #endif
1170     int err;
1171     int activate = var->activate;
1172
1173 #if 0
1174     if (con >= 0)
1175         display = &fb_display[con];
1176     else
1177 #endif
1178 #if 0
1179         display = fb->disp;     /* used during initialization */
1180 #endif
1181
1182     if ((err = atyfb_decode_var(var, &par, info)))
1183         return err;
1184
1185     atyfb_encode_var(var, &par, (struct fb_info_aty *)info);
1186
1187 #if 0
1188     printk_info("atyfb_set_var: activate=%d\n", activate & FB_ACTIVATE_MASK);
1189 #endif
1190
1191     if ((activate & FB_ACTIVATE_MASK) == FB_ACTIVATE_NOW) {
1192 #if 0
1193         oldxres = display->var.xres;
1194         oldyres = display->var.yres;
1195         oldvxres = display->var.xres_virtual;
1196         oldvyres = display->var.yres_virtual;
1197         oldbpp = display->var.bits_per_pixel;
1198         oldaccel = display->var.accel_flags;
1199         display->var = *var;
1200         accel = var->accel_flags & FB_ACCELF_TEXT;
1201         if (oldxres != var->xres || oldyres != var->yres ||
1202             oldvxres != var->xres_virtual || oldvyres != var->yres_virtual ||
1203             oldbpp != var->bits_per_pixel || oldaccel != var->accel_flags) {
1204             struct fb_fix_screeninfo fix;
1205
1206             encode_fix(&fix, &par, info);
1207             display->screen_base = (char *)info->frame_buffer;
1208             display->visual = fix.visual;
1209             display->type = fix.type;
1210             display->type_aux = fix.type_aux;
1211             display->ypanstep = fix.ypanstep;
1212             display->ywrapstep = fix.ywrapstep;
1213             display->line_length = fix.line_length;
1214             display->can_soft_blank = 1;
1215             display->inverse = 0;
1216 #if 0
1217            if (accel)
1218                 display->scrollmode = (info->bus_type == PCI) ? SCROLL_YNOMOVE : 0;
1219             else
1220 #endif
1221                 display->scrollmode = SCROLL_YREDRAW;
1222 #if 0
1223             if (info->fb_info.changevar)
1224                 (*info->fb_info.changevar)(con);
1225 #endif
1226         }
1227 #endif
1228 //        if (!info->fb_info.display_fg ||
1229 //            info->fb_info.display_fg->vc_num == con) {
1230             atyfb_set_par(&par, info);
1231 #if 0
1232             atyfb_set_dispsw(display, info, par.crtc.bpp, accel);
1233 #endif
1234 //        }
1235 #if 0
1236         if (oldbpp != var->bits_per_pixel) {
1237             if ((err = fb_alloc_cmap(&display->cmap, 0, 0)))
1238                 return err;
1239 #endif
1240             do_install_cmap(con, info);
1241 #if 0
1242         }
1243 #endif
1244     }
1245
1246     return 0;
1247 }
1248
1249 #endif
1250 /* ------------------------------------------------------------------------- */
1251
1252 static void atyfb_set_par(const struct atyfb_par *par,
1253                           struct fb_info_aty *info)
1254 {
1255     u32 i;
1256     int accelmode;
1257     u8 tmp;
1258
1259     accelmode = par->accel_flags;  /* hack */
1260
1261 #if PLL_CRTC_DECODE==1
1262     info->current_par = *par;
1263 #endif
1264
1265     if (info->blitter_may_be_busy)
1266         wait_for_idle(info);
1267     tmp = aty_ld_8(CRTC_GEN_CNTL + 3, info);
1268     aty_set_crtc(info, &par->crtc);
1269     aty_st_8(CLOCK_CNTL + info->clk_wr_offset, 0, info);
1270                                         /* better call aty_StrobeClock ?? */
1271     aty_st_8(CLOCK_CNTL + info->clk_wr_offset, CLOCK_STROBE, info);
1272
1273     //info->dac_ops->set_dac(info, &par->pll, par->crtc.bpp, accelmode);
1274     //info->pll_ops->set_pll(info, &par->pll);
1275    aty_set_pll_ct(info, &par->pll);
1276
1277
1278     if (!M64_HAS(INTEGRATED)) {
1279         /* Don't forget MEM_CNTL */
1280         i = aty_ld_le32(MEM_CNTL, info) & 0xf0ffffff;
1281         switch (par->crtc.bpp) {
1282             case 8:
1283                 i |= 0x02000000;
1284                 break;
1285 #if SUPPORT_8_BPP_ABOVE==1
1286             case 16:
1287                 i |= 0x03000000;
1288                 break;
1289             case 32:
1290                 i |= 0x06000000;
1291                 break;
1292 #endif
1293         }
1294         aty_st_le32(MEM_CNTL, i, info);
1295     } else {
1296         i = aty_ld_le32(MEM_CNTL, info) & 0xf00fffff;
1297         if (!M64_HAS(MAGIC_POSTDIV))
1298                 i |= info->mem_refresh_rate << 20;
1299         switch (par->crtc.bpp) {
1300             case 8:
1301 #if SUPPORT_8_BPP_ABOVE==1
1302             case 24:
1303 #endif
1304                 i |= 0x00000000;
1305                break;
1306 #if SUPPORT_8_BPP_ABOVE==1
1307             case 16:
1308                 i |= 0x04000000;
1309                 break;
1310             case 32:
1311                 i |= 0x08000000;
1312                 break;
1313 #endif
1314         }
1315         if (M64_HAS(CT_BUS)) {
1316             aty_st_le32(DAC_CNTL, 0x87010184, info);
1317             aty_st_le32(BUS_CNTL, 0x680000f9, info);
1318         } else if (M64_HAS(VT_BUS)) {
1319             aty_st_le32(DAC_CNTL, 0x87010184, info);
1320             aty_st_le32(BUS_CNTL, 0x680000f9, info);
1321         }  else if (M64_HAS(MOBIL_BUS)) {
1322             aty_st_le32(DAC_CNTL, 0x80010102, info);
1323             aty_st_le32(BUS_CNTL, 0x7b33a040, info);
1324         }  else {
1325             /* GT */
1326             aty_st_le32(DAC_CNTL, 0x86010102, info);
1327             aty_st_le32(BUS_CNTL, 0x7b23a040, info);
1328             aty_st_le32(EXT_MEM_CNTL,
1329                         aty_ld_le32(EXT_MEM_CNTL, info) | 0x5000001, info);
1330         }
1331
1332         aty_st_le32(MEM_CNTL, i, info);
1333     }
1334     aty_st_8(DAC_MASK, 0xff, info);
1335
1336     /* Initialize the graphics engine */
1337 #if 0
1338     if (par->accel_flags & FB_ACCELF_TEXT)
1339         aty_init_engine(par, info);
1340 #endif
1341
1342
1343 }
1344 #if 0
1345 static u16 red2[] = {
1346     0x0000, 0xaaaa
1347 };
1348 static u16 green2[] = {
1349     0x0000, 0xaaaa
1350 };
1351 static u16 blue2[] = {
1352     0x0000, 0xaaaa
1353 };
1354
1355 static u16 red4[] = {
1356     0x0000, 0xaaaa, 0x5555, 0xffff
1357 };
1358 static u16 green4[] = {
1359     0x0000, 0xaaaa, 0x5555, 0xffff
1360 };
1361 static u16 blue4[] = {
1362     0x0000, 0xaaaa, 0x5555, 0xffff
1363 };
1364
1365 static u16 red8[] = {
1366     0x0000, 0x0000, 0x0000, 0x0000, 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa
1367 };
1368 static u16 green8[] = {
1369     0x0000, 0x0000, 0xaaaa, 0xaaaa, 0x0000, 0x0000, 0x5555, 0xaaaa
1370 };
1371 static u16 blue8[] = {
1372     0x0000, 0xaaaa, 0x0000, 0xaaaa, 0x0000, 0xaaaa, 0x0000, 0xaaaa
1373 };
1374 #endif
1375 static u16 red16[] = {
1376     0x0000, 0x0000, 0x0000, 0x0000, 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,
1377     0x5555, 0x5555, 0x5555, 0x5555, 0xffff, 0xffff, 0xffff, 0xffff
1378 };
1379 static u16 green16[] = {
1380     0x0000, 0x0000, 0xaaaa, 0xaaaa, 0x0000, 0x0000, 0x5555, 0xaaaa,
1381     0x5555, 0x5555, 0xffff, 0xffff, 0x5555, 0x5555, 0xffff, 0xffff
1382 };
1383 static u16 blue16[] = {
1384     0x0000, 0xaaaa, 0x0000, 0xaaaa, 0x0000, 0xaaaa, 0x0000, 0xaaaa,
1385     0x5555, 0xffff, 0x5555, 0xffff, 0x5555, 0xffff, 0x5555, 0xffff
1386 };
1387 #if 0
1388 static struct fb_cmap default_2_colors = {
1389     0, 2, red2, green2, blue2, NULL
1390 };
1391 static struct fb_cmap default_8_colors = {
1392     0, 8, red8, green8, blue8, NULL
1393 };
1394 static struct fb_cmap default_4_colors = {
1395     0, 4, red4, green4, blue4, NULL
1396 };
1397 #endif
1398 static struct fb_cmap default_16_colors = {
1399     0, 16, red16, green16, blue16, NULL
1400 };
1401
1402
1403
1404 static int atyfb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,
1405                            u_int transp, struct fb_info_aty *info)
1406 {
1407     int i, scale;
1408
1409     if (regno > 255)
1410         return 1;
1411     red >>= 8;
1412     green >>= 8;
1413     blue >>= 8;
1414 #if 0
1415 //We don't need to store it
1416     info->palette[regno].red = red;
1417     info->palette[regno].green = green;
1418     info->palette[regno].blue = blue;
1419 #endif
1420     i = aty_ld_8(DAC_CNTL, info) & 0xfc;
1421     if (M64_HAS(EXTRA_BRIGHT))
1422         i |= 0x2;       /*DAC_CNTL|0x2 turns off the extra brightness for gt*/
1423     aty_st_8(DAC_CNTL, i, info);
1424     aty_st_8(DAC_MASK, 0xff, info);
1425 #if PLL_CRTC_DECODE==1
1426     scale = (M64_HAS(INTEGRATED) && info->current_par.crtc.bpp == 16) ? 3 : 0;
1427 #else
1428     scale = (M64_HAS(INTEGRATED) && info->default_par.crtc.bpp == 16) ? 3 : 0;
1429 #endif
1430     writeb(regno << scale, &info->aty_cmap_regs->windex);
1431     writeb(red, &info->aty_cmap_regs->lut);
1432     writeb(green, &info->aty_cmap_regs->lut);
1433     writeb(blue, &info->aty_cmap_regs->lut);
1434     return 0;
1435 }
1436
1437 int fb_set_cmap(struct fb_cmap *cmap, int kspc,
1438                 int (*setcolreg)(u_int, u_int, u_int, u_int, u_int,
1439                                  struct fb_info_aty *),
1440                 struct fb_info_aty *info)
1441 {
1442     int i, start;
1443     u16 *red, *green, *blue, *transp;
1444     u_int hred, hgreen, hblue, htransp;
1445
1446     red = cmap->red;
1447     green = cmap->green;
1448     blue = cmap->blue;
1449     transp = cmap->transp;
1450     start = cmap->start;
1451
1452     if (start < 0)
1453         return -EINVAL;
1454     for (i = 0; i < cmap->len; i++) {
1455             hred = *red;
1456             hgreen = *green;
1457             hblue = *blue;
1458             htransp = transp ? *transp : 0;
1459         red++;
1460         green++;
1461         blue++;
1462         if (transp)
1463             transp++;
1464         if (setcolreg(start++, hred, hgreen, hblue, htransp, info))
1465             return 0;
1466     }
1467     return 0;
1468 }
1469
1470 struct fb_cmap *fb_default_cmap(int len)
1471 {
1472 #if 0
1473     if (len <= 2)
1474         return &default_2_colors;
1475     if (len <= 4)
1476         return &default_4_colors;
1477     if (len <= 8)
1478         return &default_8_colors;
1479 #endif
1480     return &default_16_colors;
1481 }
1482
1483 static void do_install_cmap(int con, struct fb_info_aty *info)
1484 {
1485 #if PLL_CRTC_DECODE==1
1486         int size = info->current_par.crtc.bpp == 16 ? 32 : 256;
1487 #else
1488         int size = 256;
1489 #endif
1490         fb_set_cmap(fb_default_cmap(size), 1, atyfb_setcolreg, info);
1491 }
1492
1493 #endif /*CONFIG_CONSOLE_BTEXT */
1494
1495 static struct device_operations ati_ragexl_graph_ops  = {
1496         .read_resources   = pci_dev_read_resources,
1497         .set_resources    = pci_dev_set_resources,
1498         .enable_resources = pci_dev_enable_resources,
1499         .init             = ati_ragexl_init,
1500         .scan_bus         = 0,
1501 };
1502
1503 static struct pci_driver ati_ragexl_graph_driver __pci_driver = {
1504         .ops    = &ati_ragexl_graph_ops,
1505         .vendor = PCI_VENDOR_ID_ATI,
1506         .device = PCI_DEVICE_ID_ATI_215XL,
1507 };
1508
1509