2 ## This file is part of the coreboot repair project.
4 ## Redistribution and use in source and binary forms, with or without
5 ## modification, are permitted provided that the following conditions
7 ## 1. Redistributions of source code must retain the above copyright
8 ## notice, this list of conditions and the following disclaimer.
9 ## 2. Redistributions in binary form must reproduce the above copyright
10 ## notice, this list of conditions and the following disclaimer in the
11 ## documentation and/or other materials provided with the distribution.
12 ## 3. The name of the author may not be used to endorse or promote products
13 ## derived from this software without specific prior written permission.
15 ## THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 ## ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 ## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 ## ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 ## FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 ## DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 ## OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 ## HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 ## LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 ## OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
28 mainmenu "Coreboot Configuration"
35 This allows you to select certain advanced configuration options.
37 Warning: Only enable this option if you really know what you are
38 doing! You have been warned!
41 string "Local version string"
43 Append an extra string to the end of the coreboot version.
45 This can be useful if, for instance, you want to append the
46 respective board's hostname or some other identifying string to
47 the coreboot version number, so that you can easily distinguish
48 boot logs of different boards from each other.
52 source src/mainboard/Kconfig
53 source src/arch/i386/Kconfig
54 source src/arch/ppc/Kconfig
55 source src/northbridge/Kconfig
56 source src/devices/Kconfig
57 source src/southbridge/Kconfig
58 source src/superio/Kconfig
59 source src/cpu/Kconfig
61 config PCI_BUS_SEGN_BITS
65 config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
69 config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
85 config LB_CKS_RANGE_START
89 config LB_CKS_RANGE_END
121 config USE_PRINTK_IN_CAR
125 config USE_OPTION_TABLE
133 config MMCONF_SUPPORT_DEFAULT
137 config MMCONF_SUPPORT
148 source src/console/Kconfig
150 config HAVE_ACPI_RESUME
154 config ACPI_SSDTX_NUM
158 config HAVE_FALLBACK_BOOT
162 config USE_FALLBACK_IMAGE
166 config HAVE_FAILOVER_BOOT
170 config USE_FAILOVER_IMAGE
174 config HAVE_HARD_RESET
178 config HAVE_INIT_TIMER
182 config HAVE_MAINBOARD_RESOURCES
190 config HAVE_OPTION_TABLE
194 This variable specifies whether a given board has a cmos.layout
195 file containing NVRAM/CMOS bit definitions.
196 It defaults to 'y' but can be changed to 'n' in mainboard/*/Kconfig.
202 config HAVE_SMI_HANDLER
206 config PCI_IO_CFG_EXT
218 config USE_WATCHDOG_ON_BOOT
226 Build board-specific VGA code.
232 Enable Unified Memory Architecture for graphics.
239 #TODO Remove this option or make it useful.
240 config HAVE_LOW_TABLES
244 This Option is unused in the code. Since two boards try to set it to
245 'n', they may be broken. We either need to make the option useful or
246 get rid of it. The broken boards are:
250 config HAVE_HIGH_TABLES
254 This variable specifies whether a given northbridge has high table
256 It is set in northbridge/*/Kconfig.
257 Whether or not the high tables are actually written by coreboot is
258 configurable by the user via WRITE_HIGH_TABLES.
260 config HAVE_ACPI_TABLES
263 This variable specifies whether a given board has ACPI table support.
264 It is usually set in mainboard/*/Kconfig.
265 Whether or not the ACPI tables are actually generated by coreboot
266 is configurable by the user via GENERATE_ACPI_TABLES.
271 This variable specifies whether a given board has MP table support.
272 It is usually set in mainboard/*/Kconfig.
273 Whether or not the MP table is actually generated by coreboot
274 is configurable by the user via GENERATE_MP_TABLE.
276 config HAVE_PIRQ_TABLE
279 This variable specifies whether a given board has PIRQ table support.
280 It is usually set in mainboard/*/Kconfig.
281 Whether or not the PIRQ table is actually generated by coreboot
282 is configurable by the user via GENERATE_PIRQ_TABLE.
284 #These Options are here to avoid "undefined" warnings.
285 #The actual selection and help texts are in the following menu.
287 config GENERATE_ACPI_TABLES
289 default HAVE_ACPI_TABLES
291 config GENERATE_MP_TABLE
293 default HAVE_MP_TABLE
295 config GENERATE_PIRQ_TABLE
297 default HAVE_PIRQ_TABLE
299 config WRITE_HIGH_TABLES
301 default HAVE_HIGH_TABLES
305 config WRITE_HIGH_TABLES
306 bool "Write 'high' tables to avoid being overwritten in F segment"
307 depends on HAVE_HIGH_TABLES
311 bool "Generate Multiboot tables (for GRUB2)"
314 config GENERATE_ACPI_TABLES
315 depends on HAVE_ACPI_TABLES
316 bool "Generate ACPI tables"
319 Generate ACPI tables for this board.
323 config GENERATE_MP_TABLE
324 depends on HAVE_MP_TABLE
325 bool "Generate an MP table"
328 Generate an MP table (conforming to the Intel MultiProcessor
329 specification 1.4) for this board.
333 config GENERATE_PIRQ_TABLE
334 depends on HAVE_PIRQ_TABLE
335 bool "Generate a PIRQ table"
338 Generate a PIRQ table for this board.
347 prompt "Add a payload"
353 Select this option if you want to create an "empty" coreboot
354 ROM image for a certain mainboard, i.e. a coreboot ROM image
355 which does not yet contain a payload.
357 For such an image to be useful, you have to use 'cbfstool'
358 to add a payload to the ROM image later.
361 bool "An ELF executable payload"
363 Select this option if you have a payload image (an ELF file)
364 which coreboot should run as soon as the basic hardware
365 initialization is completed.
367 You will be able to specify the location and file name of the
372 config FALLBACK_PAYLOAD_FILE
373 string "Payload path and filename"
374 depends on PAYLOAD_ELF
375 default "payload.elf"
377 The path and filename of the ELF executable file to use as payload.
379 # TODO: Defined if no payload? Breaks build?
380 config COMPRESSED_PAYLOAD_LZMA
381 bool "Use LZMA compression for payloads"
383 depends on PAYLOAD_ELF
385 In order to reduce the size payloads take up in the ROM chip
386 coreboot can compress them using the LZMA algorithm.
388 config COMPRESSED_PAYLOAD_NRV2B
397 bool "Add a VGA BIOS image"
399 Select this option if you have a VGA BIOS image that you would
400 like to add to your ROM.
402 You will be able to specify the location and file name of the
405 config FALLBACK_VGA_BIOS_FILE
406 string "VGA BIOS path and filename"
408 default "vgabios.bin"
410 The path and filename of the file to use as VGA BIOS.
412 config FALLBACK_VGA_BIOS_ID
417 The comma-separated PCI vendor and device ID that would associate
418 your VGA BIOS to your video card.
422 In the above example 1106 is the PCI vendor ID (in hex, but without
423 the "0x" prefix) and 3230 specifies the PCI device ID of the
424 video card (also in hex, without "0x" prefix).
430 # TODO: Better help text and detailed instructions.
432 bool "GDB debugging support"
435 If enabled, you will be able to set breakpoints for gdb debugging.
436 See src/arch/i386/lib/c_start.S for details.
440 config LIFT_BSP_APIC_ID
444 # These probably belong somewhere else, but they are needed somewhere.
445 config AP_CODE_IN_CAR
453 config ENABLE_APIC_EXT_ID