2 ## This file is part of the coreboot repair project.
4 ## Redistribution and use in source and binary forms, with or without
5 ## modification, are permitted provided that the following conditions
7 ## 1. Redistributions of source code must retain the above copyright
8 ## notice, this list of conditions and the following disclaimer.
9 ## 2. Redistributions in binary form must reproduce the above copyright
10 ## notice, this list of conditions and the following disclaimer in the
11 ## documentation and/or other materials provided with the distribution.
12 ## 3. The name of the author may not be used to endorse or promote products
13 ## derived from this software without specific prior written permission.
15 ## THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 ## ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 ## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 ## ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 ## FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 ## DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 ## OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 ## HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 ## LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 ## OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
28 mainmenu "Coreboot Configuration"
33 string "Local version string"
35 Append an extra string to the end of the coreboot version.
37 This can be useful if, for instance, you want to append the
38 respective board's hostname or some other identifying string to
39 the coreboot version number, so that you can easily distinguish
40 boot logs of different boards from each other.
44 source src/mainboard/Kconfig
45 source src/arch/i386/Kconfig
46 source src/arch/ppc/Kconfig
47 source src/northbridge/Kconfig
48 source src/devices/Kconfig
49 source src/southbridge/Kconfig
50 source src/superio/Kconfig
51 source src/cpu/Kconfig
53 config PCI_BUS_SEGN_BITS
57 config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
61 config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
69 config AGP_APERTURE_SIZE
81 config LB_CKS_RANGE_START
85 config LB_CKS_RANGE_END
117 config USE_PRINTK_IN_CAR
121 config USE_OPTION_TABLE
129 config MMCONF_SUPPORT_DEFAULT
133 config MMCONF_SUPPORT
141 config COMPRESSED_PAYLOAD_LZMA
145 config COMPRESSED_PAYLOAD_NRV2B
153 source src/console/Kconfig
155 config HAVE_ACPI_RESUME
159 config ACPI_SSDTX_NUM
163 config HAVE_FALLBACK_BOOT
167 config USE_FALLBACK_IMAGE
171 config HAVE_FAILOVER_BOOT
175 config USE_FAILOVER_IMAGE
179 config HAVE_HARD_RESET
183 config HAVE_INIT_TIMER
187 config HAVE_MAINBOARD_RESOURCES
195 config HAVE_OPTION_TABLE
203 config HAVE_SMI_HANDLER
207 config PCI_IO_CFG_EXT
219 config USE_WATCHDOG_ON_BOOT
227 Build board-specific VGA code.
233 Enable Unified Memory Architecture for graphics.
240 config HAVE_ACPI_TABLES
246 config HAVE_PIRQ_TABLE
249 config HAVE_HIGH_TABLES
254 config HAVE_LOW_TABLES
258 config WRITE_HIGH_TABLES
259 bool "Write 'high' tables to avoid being overwritten in F segment"
260 depends on HAVE_HIGH_TABLES
264 bool "Generate Multiboot tables (for GRUB2)"
267 config GENERATE_ACPI_TABLES
268 depends on HAVE_ACPI_TABLES
269 bool "Generate ACPI tables"
272 config GENERATE_MP_TABLE
273 depends on HAVE_MP_TABLE
274 bool "Generate an MP table"
277 config GENERATE_PIRQ_TABLE
278 depends on HAVE_PIRQ_TABLE
279 bool "Generate a PIRQ table"
287 prompt "Add a payload"
293 Select this option if you want to create an "empty" coreboot
294 ROM image for a certain mainboard, i.e. a coreboot ROM image
295 which does not yet contain a payload.
297 For such an image to be useful, you have to use 'cbfstool'
298 to add a payload to the ROM image later.
301 bool "An ELF executable payload"
303 Select this option if you have a payload image (an ELF file)
304 which coreboot should run as soon as the basic hardware
305 initialization is completed.
307 You will be able to specify the location and file name of the
312 config FALLBACK_PAYLOAD_FILE
313 string "Payload path and filename"
314 depends on PAYLOAD_ELF
315 default "payload.elf"
317 The path and filename of the ELF executable file to use as payload.
319 # TODO: Defined if no payload? Breaks build?
320 config COMPRESSED_PAYLOAD_LZMA
321 bool "Use LZMA compression for payloads"
323 depends on PAYLOAD_ELF
325 In order to reduce the size payloads take up in the ROM chip
326 coreboot can compress them using the LZMA algorithm.
333 bool "Add a VGA BIOS image"
335 Select this option if you have a VGA BIOS image that you would
336 like to add to your ROM.
338 You will be able to specify the location and file name of the
341 config FALLBACK_VGA_BIOS_FILE
342 string "VGA BIOS path and filename"
344 default "vgabios.bin"
346 The path and filename of the file to use as VGA BIOS.
348 config FALLBACK_VGA_BIOS_ID
353 The comma-separated PCI vendor and device ID that would associate
354 your VGA BIOS to your video card.
358 In the above example 1106 is the PCI vendor ID (in hex, but without
359 the "0x" prefix) and 3230 specifies the PCI device ID of the
360 video card (also in hex, without "0x" prefix).
366 # TODO: Better help text and detailed instructions.
368 bool "GDB debugging support"
371 If enabled, you will be able to set breakpoints for gdb debugging.
372 See src/arch/i386/lib/c_start.S for details.