2 ## This file is part of the coreboot repair project.
4 ## Redistribution and use in source and binary forms, with or without
5 ## modification, are permitted provided that the following conditions
7 ## 1. Redistributions of source code must retain the above copyright
8 ## notice, this list of conditions and the following disclaimer.
9 ## 2. Redistributions in binary form must reproduce the above copyright
10 ## notice, this list of conditions and the following disclaimer in the
11 ## documentation and/or other materials provided with the distribution.
12 ## 3. The name of the author may not be used to endorse or promote products
13 ## derived from this software without specific prior written permission.
15 ## THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 ## ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 ## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 ## ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 ## FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 ## DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 ## OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 ## HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 ## LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 ## OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
28 mainmenu "Coreboot Configuration"
35 This allows you to select certain advanced configuration options.
37 Warning: Only enable this option if you really know what you are
38 doing! You have been warned!
41 string "Local version string"
43 Append an extra string to the end of the coreboot version.
45 This can be useful if, for instance, you want to append the
46 respective board's hostname or some other identifying string to
47 the coreboot version number, so that you can easily distinguish
48 boot logs of different boards from each other.
52 source src/mainboard/Kconfig
53 source src/arch/i386/Kconfig
58 source src/cpu/Kconfig
60 source src/northbridge/Kconfig
62 source src/southbridge/Kconfig
64 source src/superio/Kconfig
66 source src/devices/Kconfig
70 config PCI_BUS_SEGN_BITS
74 config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
78 config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
94 config LB_CKS_RANGE_START
98 config LB_CKS_RANGE_END
130 config USE_PRINTK_IN_CAR
134 config USE_OPTION_TABLE
142 config MMCONF_SUPPORT_DEFAULT
146 config MMCONF_SUPPORT
157 source src/console/Kconfig
159 config HAVE_ACPI_RESUME
163 config ACPI_SSDTX_NUM
167 config HAVE_FALLBACK_BOOT
171 config USE_FALLBACK_IMAGE
175 config HAVE_FAILOVER_BOOT
179 config USE_FAILOVER_IMAGE
183 config HAVE_HARD_RESET
187 config HAVE_INIT_TIMER
189 default n if UDELAY_IO
192 config HAVE_MAINBOARD_RESOURCES
200 config HAVE_OPTION_TABLE
204 This variable specifies whether a given board has a cmos.layout
205 file containing NVRAM/CMOS bit definitions.
206 It defaults to 'y' but can be changed to 'n' in mainboard/*/Kconfig.
212 config HAVE_SMI_HANDLER
216 config PCI_IO_CFG_EXT
224 # TODO: Can probably be removed once all chipsets have kconfig options for it.
229 config USE_WATCHDOG_ON_BOOT
237 Build board-specific VGA code.
243 Enable Unified Memory Architecture for graphics.
250 #TODO Remove this option or make it useful.
251 config HAVE_LOW_TABLES
255 This Option is unused in the code. Since two boards try to set it to
256 'n', they may be broken. We either need to make the option useful or
257 get rid of it. The broken boards are:
261 config HAVE_HIGH_TABLES
265 This variable specifies whether a given northbridge has high table
267 It is set in northbridge/*/Kconfig.
268 Whether or not the high tables are actually written by coreboot is
269 configurable by the user via WRITE_HIGH_TABLES.
271 config HAVE_ACPI_TABLES
274 This variable specifies whether a given board has ACPI table support.
275 It is usually set in mainboard/*/Kconfig.
276 Whether or not the ACPI tables are actually generated by coreboot
277 is configurable by the user via GENERATE_ACPI_TABLES.
282 This variable specifies whether a given board has MP table support.
283 It is usually set in mainboard/*/Kconfig.
284 Whether or not the MP table is actually generated by coreboot
285 is configurable by the user via GENERATE_MP_TABLE.
287 config HAVE_PIRQ_TABLE
290 This variable specifies whether a given board has PIRQ table support.
291 It is usually set in mainboard/*/Kconfig.
292 Whether or not the PIRQ table is actually generated by coreboot
293 is configurable by the user via GENERATE_PIRQ_TABLE.
295 #These Options are here to avoid "undefined" warnings.
296 #The actual selection and help texts are in the following menu.
298 config GENERATE_ACPI_TABLES
300 default HAVE_ACPI_TABLES
302 config GENERATE_MP_TABLE
304 default HAVE_MP_TABLE
306 config GENERATE_PIRQ_TABLE
308 default HAVE_PIRQ_TABLE
310 config WRITE_HIGH_TABLES
312 default HAVE_HIGH_TABLES
316 config WRITE_HIGH_TABLES
317 bool "Write 'high' tables to avoid being overwritten in F segment"
318 depends on HAVE_HIGH_TABLES
322 bool "Generate Multiboot tables (for GRUB2)"
325 config GENERATE_ACPI_TABLES
326 depends on HAVE_ACPI_TABLES
327 bool "Generate ACPI tables"
330 Generate ACPI tables for this board.
334 config GENERATE_MP_TABLE
335 depends on HAVE_MP_TABLE
336 bool "Generate an MP table"
339 Generate an MP table (conforming to the Intel MultiProcessor
340 specification 1.4) for this board.
344 config GENERATE_PIRQ_TABLE
345 depends on HAVE_PIRQ_TABLE
346 bool "Generate a PIRQ table"
349 Generate a PIRQ table for this board.
358 prompt "Add a payload"
364 Select this option if you want to create an "empty" coreboot
365 ROM image for a certain mainboard, i.e. a coreboot ROM image
366 which does not yet contain a payload.
368 For such an image to be useful, you have to use 'cbfstool'
369 to add a payload to the ROM image later.
372 bool "An ELF executable payload"
374 Select this option if you have a payload image (an ELF file)
375 which coreboot should run as soon as the basic hardware
376 initialization is completed.
378 You will be able to specify the location and file name of the
383 config FALLBACK_PAYLOAD_FILE
384 string "Payload path and filename"
385 depends on PAYLOAD_ELF
386 default "payload.elf"
388 The path and filename of the ELF executable file to use as payload.
390 # TODO: Defined if no payload? Breaks build?
391 config COMPRESSED_PAYLOAD_LZMA
392 bool "Use LZMA compression for payloads"
394 depends on PAYLOAD_ELF
396 In order to reduce the size payloads take up in the ROM chip
397 coreboot can compress them using the LZMA algorithm.
399 config COMPRESSED_PAYLOAD_NRV2B
408 bool "Add a VGA BIOS image"
410 Select this option if you have a VGA BIOS image that you would
411 like to add to your ROM.
413 You will be able to specify the location and file name of the
416 config FALLBACK_VGA_BIOS_FILE
417 string "VGA BIOS path and filename"
419 default "vgabios.bin"
421 The path and filename of the file to use as VGA BIOS.
423 config FALLBACK_VGA_BIOS_ID
424 string "VGA device PCI IDs"
428 The comma-separated PCI vendor and device ID that would associate
429 your VGA BIOS to your video card.
433 In the above example 1106 is the PCI vendor ID (in hex, but without
434 the "0x" prefix) and 3230 specifies the PCI device ID of the
435 video card (also in hex, without "0x" prefix).
441 # TODO: Better help text and detailed instructions.
443 bool "GDB debugging support"
446 If enabled, you will be able to set breakpoints for gdb debugging.
447 See src/arch/i386/lib/c_start.S for details.
451 config LIFT_BSP_APIC_ID
455 # These probably belong somewhere else, but they are needed somewhere.
456 config AP_CODE_IN_CAR
464 config ENABLE_APIC_EXT_ID
468 config WARNINGS_ARE_ERRORS
472 config ID_SECTION_OFFSET