1 ###########################################################################
3 # Generated by : Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
8 # Date : Thu Jan 13 17:54:53 CET 2011
10 ###########################################################################
14 # ------------------------------------------
16 # Create generated clocks based on PLLs
17 derive_pll_clocks -use_tan_name
19 # ------------------------------------------
20 # WARNING: Global Fmax translated to derive_clocks. Behavior is not identical
21 if {![info exist ::qsta_message_posted]} {
22 post_message -type warning "Original Global Fmax translated from QSF using derive_clocks"
23 set ::qsta_message_posted 1
25 derive_clocks -period "50 MHz"
29 # Original Clock Setting Name: sys_clk
30 create_clock -period "20.000 ns" \
31 -name {sys_clk} {sys_clk}
32 # ---------------------------------------------
37 # ** Clock Uncertainty
45 # ** Input/Output Delays
54 # ** Setup/Hold Relationships
55 # ------------------------
57 # ** Tsu/Th requirements
61 # ** Tco/MinTco requirements
62 # -----------------------
65 # Entity Specific Timing Assignments found in
66 # the Timing Analyzer Settings report panel
70 # ---------------------------------------------