projects
/
coreboot.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
|
snapshot
Cycle time at CAS Latency (CLX - 2) is at 25 in DDR2 SPD, not at 26
[coreboot.git]
/
src
/
northbridge
/
amd
/
amdk8
/
drwxr-xr-x
..
-rw-r--r--
1835
Kconfig
blob
|
history
|
raw
-rw-r--r--
935
Makefile.inc
blob
|
history
|
raw
-rw-r--r--
8027
acpi.c
blob
|
history
|
raw
-rw-r--r--
888
acpi.h
blob
|
history
|
raw
-rw-r--r--
446
amdk8.h
blob
|
history
|
raw
-rw-r--r--
193
bootblock.c
blob
|
history
|
raw
-rw-r--r--
99
chip.h
blob
|
history
|
raw
-rw-r--r--
44690
coherent_ht.c
blob
|
history
|
raw
-rw-r--r--
5287
debug.c
blob
|
history
|
raw
-rw-r--r--
4133
early_ht.c
blob
|
history
|
raw
-rw-r--r--
5462
exit_from_self.c
blob
|
history
|
raw
-rw-r--r--
17920
f.h
blob
|
history
|
raw
-rw-r--r--
1210
f_pci.c
blob
|
history
|
raw
-rw-r--r--
7918
get_sblk_pci1234.c
blob
|
history
|
raw
-rw-r--r--
25047
incoherent_ht.c
blob
|
history
|
raw
-rw-r--r--
6101
misc_control.c
blob
|
history
|
raw
-rw-r--r--
35903
northbridge.c
blob
|
history
|
raw
-rw-r--r--
177
northbridge.h
blob
|
history
|
raw
-rw-r--r--
7981
pre_f.h
blob
|
history
|
raw
-rw-r--r--
70919
raminit.c
blob
|
history
|
raw
-rw-r--r--
663
raminit.h
blob
|
history
|
raw
-rw-r--r--
94747
raminit_f.c
blob
|
history
|
raw
-rw-r--r--
58844
raminit_f_dqs.c
blob
|
history
|
raw
-rw-r--r--
11158
raminit_test.c
blob
|
history
|
raw
-rw-r--r--
2019
reset_test.c
blob
|
history
|
raw
-rw-r--r--
8024
resourcemap.c
blob
|
history
|
raw
drwxr-xr-x
-
root_complex
tree
|
history
-rw-r--r--
4225
setup_resource_map.c
blob
|
history
|
raw
-rw-r--r--
6429
thermal_mixin.asl
blob
|
history
|
raw
-rw-r--r--
7832
util.asl
blob
|
history
|
raw
-rw-r--r--
7713
util.c
blob
|
history
|
raw