projects
/
coreboot.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
| inline |
side by side
Make timer2 the default choice for TSC initialization.
[coreboot.git]
/
src
/
southbridge
/
amd
/
cs5536
/
Kconfig
diff --git
a/src/southbridge/amd/cs5536/Kconfig
b/src/southbridge/amd/cs5536/Kconfig
index e7caf5e27ae91436cc699d8a0fae1712aea91b62..18e3a2c8538d39f417c89aa0b9d5e50cb872c725 100644
(file)
--- a/
src/southbridge/amd/cs5536/Kconfig
+++ b/
src/southbridge/amd/cs5536/Kconfig
@@
-19,12
+19,5
@@
config SOUTHBRIDGE_AMD_CS5536
bool
- select TSC_X86RDTSC_CALIBRATE_WITH_TIMER2
-
-config UDELAY_TSC
- bool
- default y
- depends on SOUTHBRIDGE_AMD_CS5536
-
-
+ select UDELAY_TSC