projects / coreboot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 24f83a7) | patch
Make timer2 the default choice for TSC initialization.
authorPatrick Georgi <patrick.georgi@coresystems.de>
Wed, 8 Sep 2010 10:58:02 +0000 (10:58 +0000)
committerPatrick Georgi <patrick.georgi@coresystems.de>
Wed, 8 Sep 2010 10:58:02 +0000 (10:58 +0000)
commita4c0a1d6e6669736e101ada54b81d529f7c84cde
tree14fadad764d9d21dc9aa7b65ce270d8705e5121ftree | snapshot
parent24f83a76ae2608f7df0a11d80537fdc907f1e88ccommit | diff
Make timer2 the default choice for TSC initialization.
For boards where timer2 is unusable, there's still the IO based
initialization available using the Kconfig option TSC_CALIBRATE_WITH_IO

Signed-off-by: Patrick Georgi <patrick.georgi@coresystems.de>
Acked-by: Kevin O'Connor <kevin@koconnor.net>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5787 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
src/cpu/x86/Kconfig diff | blob | history
src/cpu/x86/tsc/delay_tsc.c diff | blob | history
src/southbridge/amd/cs5536/Kconfig diff | blob | history
my coreboot WIP stuff (asus m5a99x-evo board)