projects
/
coreboot.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Geode platforms that use a LPC Super I/O had the LPC serial IRQ set to all
[coreboot.git]
/
src
/
mainboard
/
pcengines
/
alix1c
/
Config.lb
diff --git
a/src/mainboard/pcengines/alix1c/Config.lb
b/src/mainboard/pcengines/alix1c/Config.lb
index c78587851bb49c434fb9b7c7822bc0b2ebae962b..73a1875280303927404c7b7f49cc6d4e3693eda8 100644
(file)
--- a/
src/mainboard/pcengines/alix1c/Config.lb
+++ b/
src/mainboard/pcengines/alix1c/Config.lb
@@
-148,9
+148,9
@@
chip northbridge/amd/lx
# Invert mask = IRQ 12 and 1 are active high. Keyboard and Mouse IRQs. OK
# How to get these? Boot linux and do this:
# rdmsr 0x51400025
# Invert mask = IRQ 12 and 1 are active high. Keyboard and Mouse IRQs. OK
# How to get these? Boot linux and do this:
# rdmsr 0x51400025
- register "lpc_serirq_enable" = "0x000010
d
a"
+ register "lpc_serirq_enable" = "0x000010
5
a"
# rdmsr 0x5140004e -- polairy is high 16 bits of low 32 bits
# rdmsr 0x5140004e -- polairy is high 16 bits of low 32 bits
- register "lpc_serirq_polarity" = "0x0000EF
2
5"
+ register "lpc_serirq_polarity" = "0x0000EF
A
5"
# mode is high 10 bits (determined from code)
register "lpc_serirq_mode" = "1"
# Don't yet know how to find this.
# mode is high 10 bits (determined from code)
register "lpc_serirq_mode" = "1"
# Don't yet know how to find this.