2 ## This file is part of the coreboot project.
4 ## Copyright (C) 2007 AMD
5 ## Written by Yinghai Lu <yinghailu@amd.com> for AMD.
7 ## This program is free software; you can redistribute it and/or modify
8 ## it under the terms of the GNU General Public License as published by
9 ## the Free Software Foundation; either version 2 of the License, or
10 ## (at your option) any later version.
12 ## This program is distributed in the hope that it will be useful,
13 ## but WITHOUT ANY WARRANTY; without even the implied warranty of
14 ## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 ## GNU General Public License for more details.
17 ## You should have received a copy of the GNU General Public License
18 ## along with this program; if not, write to the Free Software
19 ## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
27 uses USE_FALLBACK_IMAGE
28 uses USE_FAILOVER_IMAGE
29 uses HAVE_FALLBACK_BOOT
30 uses HAVE_FAILOVER_BOOT
33 uses HAVE_OPTION_TABLE
35 uses CONFIG_MAX_PHYSICAL_CPUS
36 uses CONFIG_LOGICAL_CPUS
45 uses ROM_SECTION_OFFSET
46 uses CONFIG_ROM_PAYLOAD
47 uses CONFIG_ROM_PAYLOAD_START
48 uses CONFIG_COMPRESSED_PAYLOAD_NRV2B
49 uses CONFIG_COMPRESSED_PAYLOAD_LZMA
50 uses CONFIG_PRECOMPRESSED_PAYLOAD
58 uses LB_CKS_RANGE_START
61 uses MAINBOARD_PART_NUMBER
64 uses MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
65 uses MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
66 uses COREBOOT_EXTRA_VERSION
71 uses DEFAULT_CONSOLE_LOGLEVEL
72 uses MAXIMUM_CONSOLE_LOGLEVEL
73 uses MAINBOARD_POWER_ON_AFTER_POWER_FAIL
74 uses CONFIG_CONSOLE_SERIAL8250
82 uses CONFIG_CONSOLE_VGA
83 uses CONFIG_PCI_ROM_RUN
84 uses HW_MEM_HOLE_SIZEK
85 uses HW_MEM_HOLE_SIZE_AUTO_INC
86 uses K8_HT_FREQ_1G_SUPPORT
88 uses HT_CHAIN_UNITID_BASE
89 uses HT_CHAIN_END_UNITID_BASE
90 uses SB_HT_CHAIN_ON_BUS0
91 uses SB_HT_CHAIN_UNITID_OFFSET_ONLY
96 uses DCACHE_RAM_GLOBAL_VAR_SIZE
101 uses ENABLE_APIC_EXT_ID
103 uses LIFT_BSP_APIC_ID
105 uses CONFIG_PCI_64BIT_PREF_MEM
107 uses CONFIG_LB_MEM_TOPK
109 uses CONFIG_AP_CODE_IN_CAR
113 uses WAIT_BEFORE_CPUS_INIT
115 uses CONFIG_USE_PRINTK_IN_CAR
122 ## ROM_SIZE is the size of boot ROM that this board will use.
124 #default ROM_SIZE=524288
125 default ROM_SIZE=0x100000
128 ## FALLBACK_SIZE is the amount of the ROM the complete fallback image will use
130 #default FALLBACK_SIZE=131072
131 #default FALLBACK_SIZE=0x40000
134 default FALLBACK_SIZE=0x3f000
136 default FAILOVER_SIZE=0x01000
139 default CONFIG_LB_MEM_TOPK=2048
142 ## Build code for the fallback boot
144 default HAVE_FALLBACK_BOOT=1
145 default HAVE_FAILOVER_BOOT=1
148 ## Build code to reset the motherboard from coreboot
150 default HAVE_HARD_RESET=1
153 ## Build code to export a programmable irq routing table
155 default HAVE_PIRQ_TABLE=1
156 default IRQ_SLOT_COUNT=11
159 ## Build code to export an x86 MP table
160 ## Useful for specifying IRQ routing values
162 default HAVE_MP_TABLE=1
164 ## ACPI tables will be included
165 default HAVE_ACPI_TABLES=0
168 ## Build code to export a CMOS option table
170 default HAVE_OPTION_TABLE=1
173 ## Move the default coreboot cmos range off of AMD RTC registers
175 default LB_CKS_RANGE_START=49
176 default LB_CKS_RANGE_END=122
177 default LB_CKS_LOC=123
180 ## Build code for SMP support
181 ## Only worry about 2 micro processors
184 default CONFIG_MAX_CPUS=4
185 default CONFIG_MAX_PHYSICAL_CPUS=2
186 default CONFIG_LOGICAL_CPUS=1
188 default SERIAL_CPU_INIT=0
190 default ENABLE_APIC_EXT_ID=0
191 default APIC_ID_OFFSET=0x10
192 default LIFT_BSP_APIC_ID=1
194 #memory hole size, 0 mean disable, others will enable the hole, at that case if it is small than mmio_basek, it will use mmio_basek instead.
196 #default HW_MEM_HOLE_SIZEK=0x200000
198 default HW_MEM_HOLE_SIZEK=0x100000
200 #default HW_MEM_HOLE_SIZEK=0x80000
202 #make auto increase hole size to avoid hole_startk equal to basek so as to make some kernel happy
203 #default HW_MEM_HOLE_SIZE_AUTO_INC=1
205 #Opteron K8 1G HT Support
206 default K8_HT_FREQ_1G_SUPPORT=1
209 default CONFIG_CONSOLE_VGA=1
210 default CONFIG_PCI_ROM_RUN=1
212 #HT Unit ID offset, default is 1, the typical one, 0 mean only one HT device
213 default HT_CHAIN_UNITID_BASE=0
215 #real SB Unit ID, default is 0x20, mean dont touch it at last
216 #default HT_CHAIN_END_UNITID_BASE=0x6
218 #make the SB HT chain on bus 0, default is not (0)
219 default SB_HT_CHAIN_ON_BUS0=2
221 #only offset for SB chain?, default is yes(1)
222 default SB_HT_CHAIN_UNITID_OFFSET_ONLY=0
224 #allow capable device use that above 4G
225 #default CONFIG_PCI_64BIT_PREF_MEM=1
228 ## enable CACHE_AS_RAM specifics
230 default USE_DCACHE_RAM=1
231 default DCACHE_RAM_BASE=0xc8000
232 default DCACHE_RAM_SIZE=0x08000
233 default DCACHE_RAM_GLOBAL_VAR_SIZE=0x01000
234 default CONFIG_USE_INIT=0
236 default CONFIG_AP_CODE_IN_CAR=1
237 default MEM_TRAIN_SEQ=1
238 default WAIT_BEFORE_CPUS_INIT=1
241 ## Build code to setup a generic IOAPIC
243 default CONFIG_IOAPIC=1
246 ## Clean up the motherboard id strings
248 default MAINBOARD_PART_NUMBER="h8dmr"
249 default MAINBOARD_VENDOR="Supermicro"
250 default MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID=0x15d9
251 default MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID=0x1511
254 ### coreboot layout values
257 ## ROM_IMAGE_SIZE is the amount of space to allow coreboot to occupy.
258 default ROM_IMAGE_SIZE = 65536
261 ## Use a small 8K stack
263 default STACK_SIZE=0x2000
266 ## Use a small 32K heap
268 default HEAP_SIZE=0x8000
271 ## Only use the option table in a normal image
273 default USE_OPTION_TABLE = (!USE_FALLBACK_IMAGE) && (!USE_FAILOVER_IMAGE )
276 ## Coreboot C code runs at this location in RAM
278 default _RAMBASE=0x00100000
281 ## Load the payload from the ROM
283 default CONFIG_ROM_PAYLOAD = 1
285 #default CONFIG_COMPRESSED_PAYLOAD = 1
288 ### Defaults of options that you may want to override in the target config file
292 ## The default compiler
294 default CC="$(CROSS_COMPILE)gcc -m32"
298 ## Disable the gdb stub by default
300 default CONFIG_GDB_STUB=0
303 ## The Serial Console
305 default CONFIG_USE_PRINTK_IN_CAR=1
307 # To Enable the Serial Console
308 default CONFIG_CONSOLE_SERIAL8250=1
310 ## Select the serial console baud rate
311 default TTYS0_BAUD=115200
312 #default TTYS0_BAUD=57600
313 #default TTYS0_BAUD=38400
314 #default TTYS0_BAUD=19200
315 #default TTYS0_BAUD=9600
316 #default TTYS0_BAUD=4800
317 #default TTYS0_BAUD=2400
318 #default TTYS0_BAUD=1200
320 # Select the serial console base port
321 default TTYS0_BASE=0x3f8
323 # Select the serial protocol
324 # This defaults to 8 data bits, 1 stop bit, and no parity
325 default TTYS0_LCS=0x3
328 ### Select the coreboot loglevel
330 ## EMERG 1 system is unusable
331 ## ALERT 2 action must be taken immediately
332 ## CRIT 3 critical conditions
333 ## ERR 4 error conditions
334 ## WARNING 5 warning conditions
335 ## NOTICE 6 normal but significant condition
336 ## INFO 7 informational
337 ## DEBUG 8 debug-level messages
338 ## SPEW 9 Way too many details
340 ## Request this level of debugging output
341 default DEFAULT_CONSOLE_LOGLEVEL=8
342 ## At a maximum only compile in this level of debugging
343 default MAXIMUM_CONSOLE_LOGLEVEL=8
346 ## Select power on after power fail setting
347 default MAINBOARD_POWER_ON_AFTER_POWER_FAIL="MAINBOARD_POWER_ON"
354 default CONFIG_ROMFS=0