2 * This file is part of the coreboot project.
4 * Copyright (C) 2007 Advanced Micro Devices, Inc.
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
22 #include <device/pci_def.h>
24 #include <device/pnp_def.h>
25 #include <arch/romcc_io.h>
28 #include "pc80/serial.c"
29 #include "console/console.c"
30 #include "lib/ramtest.c"
31 #include "cpu/x86/bist.h"
32 #include "cpu/x86/msr.h"
33 #include <cpu/amd/lxdef.h>
34 #include <cpu/amd/geode_post_code.h>
35 #include "southbridge/amd/cs5536/cs5536.h"
36 #include "spd_table.h"
38 #include "southbridge/amd/cs5536/cs5536_early_smbus.c"
39 #include "southbridge/amd/cs5536/cs5536_early_setup.c"
44 static int spd_read_byte(unsigned device, unsigned address)
49 for (i=0; i < (ARRAY_SIZE(spd_table)); i++){
50 if (spd_table[i].address == address){
51 return spd_table[i].data;
56 /* returns 0xFF on any failures */
60 #define ManualConf 0 /* Do automatic strapped PLL config */
61 /* CPU and GLIU mult/div 500/266*/
62 #define PLLMSRhi 0x0000039C /* 33MHz PCI, 0x000003DD for 66MHz PCI */
63 /* Hold Count - how long we will sit in reset */
64 #define PLLMSRlo 0x00DE6000
66 #include "northbridge/amd/lx/raminit.h"
67 #include "northbridge/amd/lx/pll_reset.c"
68 #include "northbridge/amd/lx/raminit.c"
69 #include "lib/generic_sdram.c"
70 #include "cpu/amd/model_lx/cpureginit.c"
71 #include "cpu/amd/model_lx/syspreinit.c"
73 static void msr_init(void)
76 /* Setup access to the cache for under 1MB. */
78 msr.lo = 0x1000A000; /* 0-A0000 write back */
79 wrmsr(CPU_RCONF_DEFAULT, msr);
81 msr.hi = 0x0; /* write back */
83 wrmsr(CPU_RCONF_A0_BF, msr);
84 wrmsr(CPU_RCONF_C0_DF, msr);
85 wrmsr(CPU_RCONF_E0_FF, msr);
87 /* Setup access to the cache for under 640K. Note MC not setup yet. */
90 wrmsr(MSR_GLIU0 + 0x20, msr);
94 wrmsr(MSR_GLIU0 + 0x21, msr);
98 wrmsr(MSR_GLIU1 + 0x20, msr);
102 wrmsr(MSR_GLIU1 + 0x21, msr);
106 static void mb_gpio_init(void)
108 /* Early mainboard specific GPIO setup */
111 void cache_as_ram_main(void)
115 static const struct mem_controller memctrl[] = {
116 {.channel0 = {(0xa << 3) | 0, (0xa << 3) | 1}}
122 cs5536_early_setup();
124 /* NOTE: must do this AFTER the early_setup!
125 * it is counting on some early MSR setup
128 /* cs5536_disable_internal_uart disable them. Set them up now... */
129 cs5536_setup_onchipuart(2); /* dbe61 uses UART2 as COM1 */
134 pll_reset(ManualConf);
138 sdram_initialize(1, memctrl);
140 /* Dump memory configuratation */
143 msr = rdmsr(MC_CF07_DATA);
144 print_debug("MC_CF07_DATA: ");
145 print_debug_hex32(MC_CF07_DATA);
146 print_debug(" value is: ");
147 print_debug_hex32(msr.hi);
149 print_debug_hex32(msr.lo);
152 msr = rdmsr(MC_CF1017_DATA);
153 print_debug("MC_CF1017_DATA: ");
154 print_debug_hex32(MC_CF1017_DATA);
155 print_debug(" value is: ");
156 print_debug_hex32(msr.hi);
158 print_debug_hex32(msr.lo);
161 msr = rdmsr(MC_CF8F_DATA);
162 print_debug("MC_CF8F_DATA: ");
163 print_debug_hex32(MC_CF8F_DATA);
164 print_debug(" value is: ");
165 print_debug_hex32(msr.hi);
167 print_debug_hex32(msr.lo);
168 msr = rdmsr(MC_CF8F_DATA);
173 /* ram_check(0x00000000, 640 * 1024); */
175 /* Memory is setup. Return to cache_as_ram.inc and continue to boot */