4er slot (3. bsp fertig)

[dide_16.git] / bsp3 / Designflow / ppr / sim / vga.map.summary

diff --git a/bsp3/Designflow/ppr/sim/vga.map.summary b/bsp3/Designflow/ppr/sim/vga.map.summary
new file mode 100644 (file)
index 0000000..b6cb501
--- /dev/null
+++ b/bsp3/Designflow/ppr/sim/vga.map.summary
@@ -0,0 +1,12 @@
+Analysis & Synthesis Status : Successful - Thu Oct 29 16:59:53 2009
+Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
+Revision Name : vga
+Top-level Entity Name : vga
+Family : Stratix
+Total logic elements : 143
+Total pins : 91
+Total virtual pins : 0
+Total memory bits : 0
+DSP block 9-bit elements : 0
+Total PLLs : 0
+Total DLLs : 0