

Signal	Pin	Direction	Logic Level
sys_clk	N3	in	LVTTTL
sys_res_n	AF17	in	LVTTTL
btn_a	A3	in	LVTTTL
btn_b	A5	in	LVTTTL
led_a	A6	out	LVTTTL
led_b	A7	out	LVTTTL
uart_cts	D20	out	LVTTTL
uart_rts	D21	in	LVTTTL
uart_txd	D22	out	LVTTTL
uart_rxd	D23	in	LVTTTL
seg_1a	Y11	out	LVTTTL
seg_1b	N7	out	LVTTTL
seg_1c	N8	out	LVTTTL
seg_1d	R4	out	LVTTTL
seg_1e	R6	out	LVTTTL
seg_1f	AA11	out	LVTTTL
seg_1g	T2	out	LVTTTL
seg_2a	R8	out	LVTTTL
seg_2b	R9	out	LVTTTL
seg_2c	R19	out	LVTTTL
seg_2d	R20	out	LVTTTL
seg_2e	R21	out	LVTTTL
seg_2f	R22	out	LVTTTL
seg_2g	R23	out	LVTTTL
ps2_data	E21	bidirectional	LVTTTL
ps2_clk	Y26	bidirectional	LVTTTL
vga_r0	E22	out	LVTTTL
vga_r1	T4	out	LVTTTL
vga_r2	T7	out	LVTTTL
vga_g0	E23	out	LVTTTL
vga_g1	T5	out	LVTTTL
vga_g2	T24	out	LVTTTL
vga_b0	E24	out	LVTTTL
vga_b1	T6	out	LVTTTL
vga_hsync_n	F1	out	LVTTTL
vga_vsync_n	F2	out	LVTTTL