

ECS Group, TU Wien

Outline

Difference: Hardware vs. Software
 Introduction to Hardware Modelling
 Specification
 Realisation
 Verification

Hardware vs. Software: Design Flow



Gates and connections are configured no software is running on the device

Memory is loaded, hardware is not changed



 \bigcirc

4





Effort and Time Specification Functional specification High-level requirements description 1-5 % Detailed design description Realisation 85-90 % Hardware description Hardware implementation Verification > Review 5-10 % Formal verification Functional verification

Specification

- Functional specification
- High-level design description
- Detailed design description

Realisation

- Hardware description
- Hardware implementation

Verification

- Review
- Formal verification
- Functional verification

Specification (1)

Functional description
 Operational principle
 User interface
 Transaction level description

 \Rightarrow Project proposal / project description

Specification (2)

High-level design description Requirement specification Decomposition in submodules Interface definition Physical Interfaces (Module ports, pins, etc). Logical Interfaces (data types, e.g.) Behavioral Interfaces (reactions on a stimulus) ⇒ independent implementation of submodules possible Testcase specification

 \Rightarrow Reference document for all implementations

Specification (3)

Detailed Design Description
 Refinement of the submodules
 Detailed description of structure and functionality
 References to requirements

 Traceable decisions
 One possible implementation of a submodule

\Rightarrow Technical manual for implementation

Specification - Summary



 \Rightarrow Incomplete specification

Common reference ⇒ Complete specification ⇒ Submod & IF definition

⇒ One possible
 implementation
 ⇒ Requirements
 must be fulfilled

Specification

- Functional specification
- High level requirement description
- Detailed design description

Realisation

- Hardware description
- Hardware implementation

Verification

- > Review
- Formal verification
- Functional verification

Realisation

Hardware Description
Design entry
Levels of abstraction

Hardware Implementation
Synthesis
Technology mapping
Place and Route

Realisation

Hardware Description
 Design entry
 Levels of abstraction

Hardware Implementation
 Synthesis
 Technology mapping
 Place and Route

 \bigcirc

Hardware Description: Design Entry(1)

Design Appraoch



 \Rightarrow different views describe the same chip \rightarrow Y-diagram

Hardware Description: Design Entry (2)

Schematic Entry
Gates (AND, OR, INV, FF,...)
Modules (ALU, Register, Decoder,...)
IP Core (ProcessorCore, USB Interface)

Text-based Entry

Boolean equations
VHDL, Verilog
SystemC, SystemVerilog

Hardware Description: Design Entry (3)

Levels of abstraction



Realisation

Hardware Description
 Design entry
 Level of abstraction

Hardware Implementation
 Synthesis
 Technology mapping
 Place and Route

Hardware Implementation -Synthesis

Mapping of a hardware description to hardware components

```
cnt_ntx: process (load,up_down, cnt_val)
                                                                                      cnt val
begin
                                                               up down.
                                                                            Mux
cnt_val_nxt <= cnt_val;</pre>
if load ='1' then
 cnt_val_nxt <= SET_VAL;
elsif up_down = '1' then
                                                                                      SET VAL
 cnt_val_nxt <= cnt_val + 1;
                                        Transformation
else
                                                                          load
                                                                                    Mux
  cnt_val_nxt <= cnt_val - 1;
end if;
                                                                                cnt_val_nxt
```

end process cnt_ntx;

Hardware Implementation -Technology mapping

Mapping of hardware components to the selected library



 \bigcirc

Hardware Implementation -Place and Route

Mapping of library elements to the real chip



Specification

- Functional specification
- High level requirement description
- Detailed design description

Realisation

- Hardware description
- Hardware implementation

Verification

- > Review
- Formal verification
- Functional verification

Verification

Review
 High level of abstraction
 Formal verification
 Equivalence checking
 Model checking

Functional Verification
 Simulations
 Prototype

Verification

Review
 High levels of abstraction

Formal verification
 Equivalence Checking
 Model checking

Functional Verification
 Simulations
 Prototype

Review (1)

Check for correctness

High level of abstraction

Usually not automated

Code review by colleagues

⇒ designer reviews design against its own interpretation,
 not against the specification
 28

Verification

Review
 High levels of abstraction

Formal verification
 Model checking
 Equivalence Checking

Functional Verification
 Simulations
 Prototype

Formal Verification (1)

generic implementation

technology specific gates

 \Rightarrow same functionality, but different models

Verification

Review
 High levels of abstraction

Formal verification
 Equivalence Checking
 Model checking

Functional Verification
 Simulations
 Prototype

Simulation (1)

Testbench

- Generate stimuli, emulate testcases
- Record / check response
- Metric: Coverage

Simulation (2)

Different abstraction levels
 Behavioural simulation
 Functional simulation
 Prelayout simulation
 Postlayout simulation

Content of this course

Hardware Specification Functional specification High Level Requirements Detailed Design Description

Realisation
 Hardware Description
 Hardware Implementation

VHDLFPGADesign Flow

Exercise

Verification

- Review
- Formal verification

Functional verification

TestbenchCoverage