X-Git-Url: http://wien.tomnetworks.com/gitweb/?p=dide_16.git;a=blobdiff_plain;f=bsp4%2FDesignflow%2Fsim%2Fpre%2Fwork%2F%40_opt%2Fvopt6yd9kn;fp=bsp4%2FDesignflow%2Fsim%2Fpre%2Fwork%2F%40_opt%2Fvopt6yd9kn;h=a9e748811baa07140f05f5a3c26b66e7f4a6b487;hp=0000000000000000000000000000000000000000;hb=8c5b21b5de3f142d7210146a850cf7689e05c543;hpb=9388b7667104acb1a8ca81816d94d5ae71cffcc0

diff --git a/bsp4/Designflow/sim/pre/work/@_opt/vopt6yd9kn b/bsp4/Designflow/sim/pre/work/@_opt/vopt6yd9kn
new file mode 100644
index 0000000..a9e7488
--- /dev/null
+++ b/bsp4/Designflow/sim/pre/work/@_opt/vopt6yd9kn
@@ -0,0 +1,156 @@
+m255
+K3
+13
+cModel Technology
+Z0 dD:\Modeltech_ae
+Pcomponents
+Z1 DPx17 __model_tech/ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
+Z2 OE;C;6.5b;42
+32
+Z3 Mx1 17 __model_tech/ieee 14 std_logic_1164
+Z4 w1044436548
+Z5 FC:/Programme/Synplicity/fpga_81/lib/vhdl_sim/synplify.vhd
+l0
+L267
+Z6 V@=LFfPB8UiBPm8Y3jZ0Dj3
+Z7 OV;C;6.0c;29
+Z8 o-work work -O0
+Z9 tExplicit 1 GenerateLoopIterationMax 100000
+Eprim_counter
+R4
+Z10 DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2
+R5
+l0
+L15
+Z11 VcQCCenBd1lX<X2e`IDo]j0
+R7
+32
+R8
+R9
+Abeh
+R10
+Z12 DE work prim_counter cQCCenBd1lX<X2e`IDo]j0
+l32
+L30
+Z13 VoLVi?g_jUJ43C[<A]FZ_@3
+R7
+32
+Z14 M1 ieee std_logic_1164
+R8
+R9
+Eprim_dff
+R4
+R10
+R5
+l0
+L60
+Z15 VS5Io]C1B4zYM>Wm_j9FUd2
+R7
+32
+R8
+R9
+Abeh
+R10
+Z16 DE work prim_dff S5Io]C1B4zYM>Wm_j9FUd2
+l69
+L68
+Z17 VT[KO?W>VV?5LNHP^g`R[_1
+R7
+32
+R14
+R8
+R9
+Eprim_latch
+R4
+R10
+R5
+l0
+L116
+Z18 VmR@CKl<SfVQ2Dg<2oc`ZI1
+R7
+32
+R8
+R9
+Abeh
+R10
+Z19 DE work prim_latch mR@CKl<SfVQ2Dg<2oc`ZI1
+l125
+L124
+Z20 VSjC?ZATX9ZbnGVb2fU>Rn3
+R7
+32
+R14
+R8
+R9
+Eprim_ramd
+R4
+Z21 DP ieee std_logic_arith GJbAT?7@hRQU9IQ702DT]2
+Z22 DP ieee std_logic_unsigned hEMVMlaNCR^<OOoVNV;m90
+R10
+R5
+l0
+L230
+Z23 Vg`]Yh^7Wk:d6^Jda_dECB1
+R7
+32
+R8
+R9
+Abeh
+R21
+R22
+R10
+Z24 DE work prim_ramd g`]Yh^7Wk:d6^Jda_dECB1
+l249
+L243
+Z25 V>^iBn8PBXdNVQ^KnC[EQ`0
+R7
+32
+Z26 M3 ieee std_logic_1164
+Z27 M2 ieee std_logic_unsigned
+Z28 M1 ieee std_logic_arith
+R8
+R9
+Eprim_sdff
+R4
+R10
+R5
+l0
+L87
+Z29 VHZDBHc7EHMMlKLZ:7l2?P1
+R7
+32
+R8
+R9
+Abeh
+R10
+Z30 DE work prim_sdff HZDBHc7EHMMlKLZ:7l2?P1
+l97
+L95
+Z31 V@KF;3mY=J>QVDOIl9k?c51
+R7
+32
+R14
+R8
+R9
+Ezeroohm1
+R4
+R10
+R5
+l0
+L189
+Z32 VaajiH=affEnY`VBgj=VoV2
+R7
+32
+R8
+R9
+Azeroohm1_a
+R10
+Z33 DE work zeroohm1 aajiH=affEnY`VBgj=VoV2
+l202
+L197
+Z34 V1g5GS;_H4iKP[SR00lVV73
+R7
+32
+R14
+R8
+R9