X-Git-Url: http://wien.tomnetworks.com/gitweb/?p=dide_16.git;a=blobdiff_plain;f=bsp4%2FDesignflow%2Fsim%2Fpost%2Fwork%2F%40_opt%2Fvoptecfa24;fp=bsp4%2FDesignflow%2Fsim%2Fpost%2Fwork%2F%40_opt%2Fvoptecfa24;h=60d42903ce68e18b8091cc33be10696823946fc9;hp=0000000000000000000000000000000000000000;hb=8c5b21b5de3f142d7210146a850cf7689e05c543;hpb=9388b7667104acb1a8ca81816d94d5ae71cffcc0 diff --git a/bsp4/Designflow/sim/post/work/@_opt/voptecfa24 b/bsp4/Designflow/sim/post/work/@_opt/voptecfa24 new file mode 100644 index 0000000..60d4290 --- /dev/null +++ b/bsp4/Designflow/sim/post/work/@_opt/voptecfa24 @@ -0,0 +1,1227 @@ +m255 +K3 +13 +cModel Technology +Z0 d/homes/handl/test/stratix +T_opt +Z1 VHA3l6=UZ5BMC>F;<8m`;`1 +Z2 07 10 9 stratix stratix_io structure 1 +Z3 =1-0015609ec7f9-46ee61a4-39280-1c60 +Z4 o-quiet -auto_acc_if_foreign -work stratix +Z5 tExplicit 1 +Z6 OE;O;6.3;37 +Estratix_and1 +w0 +Z7 DPx17 __model_tech/ieee 16 vital_primitives 0 22 E9g6AWKAc2T]enMfl94If3 +Z8 DPx20 __model_tech/stratix 17 stratix_atom_pack 0 22 4LU4R]0>3N6GcAdgd1O1R2 +Z9 DPx17 __model_tech/ieee 12 vital_timing 0 22 OBWK>;kUYmkG5?aj5?aj3N6GcAdgd1O1R2 +b1 +R15 +R5 +Bbody +DBx20 __model_tech/stratix 17 stratix_atom_pack 0 22 4LU4R]0>3N6GcAdgd1O1R2 +R7 +R9 +R10 +R11 +32 +Mx4 17 __model_tech/ieee 14 std_logic_1164 +Mx3 17 __model_tech/ieee 12 vital_timing +Mx2 16 __model_tech/std 6 textio +R21 +l0 +L77 +Z36 VM?dBl7420_0BjH>lIYbL41 +R15 +R5 +nbody +Pstratix_components +R7 +R8 +R9 +R10 +R11 +32 +R17 +R18 +R19 +R20 +R21 +R34 +Z37 8/opt/altera7.0/quartus7.0/eda/sim_lib/stratix_components.vhd +Z38 F/opt/altera7.0/quartus7.0/eda/sim_lib/stratix_components.vhd +l0 +L24 +Z39 VETJi=`V@8?ceQEj0KODmn3 +R15 +R5 +Estratix_crcblock +R34 +Z40 DP ieee vital_primitives E9g6AWKAc2T]enMfl94If3 +Z41 DP ieee vital_timing OBWK>;kUYmkG3N6GcAdgd1O1R2 +Z43 DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2 +R12 +R13 +l0 +Z44 L11440 +Z45 VebIKjQ;h:c8H:U<_[MiI<1 +Z46 OE;C;6.3;37 +32 +R15 +R5 +Aarchitecture_crcblock +R40 +R41 +R42 +R43 +Z47 DE work stratix_crcblock ebIKjQ;h:c8H:U<_[MiI<1 +Z48 l11455 +Z49 L11454 +Z50 V_MCh`NDa3]]G1=`^;BOkmg08Q2 +R42 +R40 +R41 +R43 +R12 +R13 +l0 +Z62 L11163 +Z63 V1[cSRI=OC?Ub3Fae774oQ1 +R46 +32 +R15 +R5 +Avital_dll +R61 +R42 +R40 +R41 +R43 +Z64 DE work stratix_dll 1[cSRI=OC?Ub3Fae774oQ1 +Z65 l11186 +Z66 L11181 +Z67 VVLkmg08Q2 +R8 +R7 +R9 +R10 +32 +R11 +R12 +R13 +l0 +L2622 +Z76 V8g8W4@DX]PW8dgJFjd5lT1 +R15 +R5 +Astructure +32 +R25 +R73 +R16 +R74 +R23 +R75 +R8 +R7 +R9 +R10 +Z77 DEx20 __model_tech/stratix 10 stratix_io 0 22 8g8W4@DX]PW8dgJFjd5lT1 +R11 +Mx7 17 __model_tech/ieee 14 std_logic_1164 +Mx6 17 __model_tech/ieee 12 vital_timing +Mx5 16 __model_tech/std 6 textio +Mx4 17 __model_tech/ieee 16 vital_primitives +Mx3 20 __model_tech/stratix 17 stratix_atom_pack +Mx2 20 __model_tech/stratix 15 stratix_pllpack +Z78 Mx1 17 __model_tech/ieee 15 std_logic_arith +l2786 +L2669 +Z79 V_OQ6lSi5>lzYi5>lzY5?ajSn1 +R46 +32 +R15 +R5 +Avital_receiver_atom +R96 +R42 +R40 +R41 +R43 +Z98 DE work stratix_lvds_receiver ZJJ6_nh3T^QX:cB1:M>Sn1 +l7568 +L7483 +Z99 V8]8CJhVKG:K^biBG=Lf[H1 +R46 +32 +R68 +R69 +R70 +R71 +Z100 M1 std textio +R15 +R5 +Estratix_lvds_rx_parallel_register +R34 +R96 +R42 +R40 +R41 +R43 +R12 +R13 +l0 +L7374 +Z101 V5``IQH;BN8XU6n3=]@ATc^5AB89`1 +R46 +32 +R68 +R69 +R70 +R71 +R100 +R15 +R5 +Estratix_lvds_tx_out_block +R34 +R56 +Z107 DE work stratix_lvds_tx_parallel_register ^FQVdYR7Bd1jX:hL]cgSG1 +R96 +R42 +R40 +R41 +R43 +R12 +R13 +l0 +L6979 +Z108 V6?L`2TJV=^]0G2B@YePiO0 +R46 +32 +R15 +R5 +Avital_tx_out_block +R96 +R42 +R40 +R41 +R43 +R103 +l7012 +L7006 +Z109 V2E88Bi[J4md8X1TIRnKCc1 +R46 +32 +R68 +R69 +R70 +R71 +R100 +R15 +R5 +Estratix_lvds_tx_parallel_register +R34 +R96 +R42 +R40 +R41 +R43 +R12 +R13 +l0 +L6859 +Z110 V^FQVdYR7Bd1jX:hL]cgSG1 +R46 +32 +R15 +R5 +Avital_tx_reg +R96 +R42 +R40 +R41 +R43 +R107 +l6891 +L6886 +Z111 Vg]DVbjF_T4Hi4U6a]=lDf0 +R46 +32 +R68 +R69 +R70 +R71 +R100 +R15 +R5 +Estratix_m_cntr +R34 +R40 +R41 +R43 +R12 +R13 +l0 +L7663 +Z112 VGzhfbTYW@P9W`dc6]VzDH3>NL:_PDfo@<_93 +R144 +R113 +R61 +R42 +R96 +R40 +R41 +R43 +R12 +R13 +l0 +L7923 +Z148 VP@:fKPe2M7;R:V3oF;`]nTm?zgfC_M0 +R46 +32 +R123 +Z151 M5 ieee vital_timing +Z152 M4 ieee vital_primitives +Z153 M3 std textio +R71 +R72 +R15 +R5 +Estratix_pll_reg +R34 +R43 +R12 +R13 +l0 +L7866 +Z154 V3K4O3E[JZ12c372zZD4A[0 +R46 +32 +R15 +R5 +Abehave +R43 +R146 +l7876 +L7875 +Z155 V4D3D:CkZ25k?HW8zncRZi3 +R46 +32 +Z156 M1 ieee std_logic_1164 +R15 +R5 +Pstratix_pllpack +R10 +R11 +32 +b1 +Z157 Mx1 17 __model_tech/ieee 14 std_logic_1164 +R34 +R12 +R13 +l0 +L230 +Z158 V05H1iWjcWbE5Ha>kmg08Q2 +b1 +R15 +R5 +Bbody +DBx20 __model_tech/stratix 15 stratix_pllpack 0 22 05H1iWjcWbE5Ha>kmg08Q2 +R10 +R11 +32 +R157 +l0 +L294 +Z159 VAF3fZBz=:cR8[XC`8][282 +R15 +R5 +nbody +Estratix_ram_block +R34 +Z160 DE work stratix_ram_pulse_generator SlR5:_dE0 +R46 +32 +R15 +R5 +Aarchitecture_rublock +R40 +R41 +R42 +R119 +R43 +Z177 DE work stratix_rublock YC@[Jf7enXSANO:znk]0>0 +Z178 l11502 +Z179 L11494 +Z180 VRJdW9W0PEl6f6bJh9WUH;0 +R46 +32 +R68 +R128 +R52 +R53 +R54 +R15 +R5 +Estratix_scale_cntr +R34 +R40 +R41 +R43 +R12 +R13 +l0 +L7774 +Z181 V>6]VzDH3>NL:_PDfo@<_93 +R46 +32 +R15 +R5 +Abehave +R40 +R41 +R43 +R147 +l7787 +L7786 +Z182 Vg8Q6mDROzN5>cgB5GCz9>1 +R46 +32 +R115 +R53 +R54 +R15 +R5