X-Git-Url: http://wien.tomnetworks.com/gitweb/?p=dide_16.git;a=blobdiff_plain;f=bsp3%2FDesignflow%2Fsim%2Fpost%2Fwork%2F%40_opt%2Fvoptm5rsfd;fp=bsp3%2FDesignflow%2Fsim%2Fpost%2Fwork%2F%40_opt%2Fvoptm5rsfd;h=4ebe1fd2d239d568df9ddf8010265d980ee89dcf;hp=0000000000000000000000000000000000000000;hb=2e69ab76da77197b041789f8d0d8908d3ded918e;hpb=5094f38dc303ffb483f21916399e293a56c5ac99 diff --git a/bsp3/Designflow/sim/post/work/@_opt/voptm5rsfd b/bsp3/Designflow/sim/post/work/@_opt/voptm5rsfd new file mode 100644 index 0000000..4ebe1fd --- /dev/null +++ b/bsp3/Designflow/sim/post/work/@_opt/voptm5rsfd @@ -0,0 +1,148 @@ +m255 +K3 +13 +cModel Technology +Z0 d/homes/burban/didelu/dide_16/bsp3/Designflow/sim/post +T_opt +Z1 V8Ije^=;1`mIED@`bL=K[S3 +Z2 04 12 0 work vga_conf_pos 1 +Z3 =1-0015609ed0a8-4ae9bd00-4dd1-1582 +Z4 o-quiet -auto_acc_if_foreign -work work -sdftyp /vga_unit=/homes/burban/didelu/dide_16/bsp3/Designflow/ppr/sim/simulation/modelsim/vga_vhd.sdo -suppress 1948 +Z5 n@_opt +Z6 OE;O;6.5b;42 +Evga +Z7 w1256832056 +Z8 DPx17 __model_tech/ieee 16 vital_primitives 0 22 E9g6AWKAc2T]enMfl94If3 +Z9 DPx20 __model_tech/stratix 17 stratix_atom_pack 0 22 4LU4R]0>3N6GcAdgd1O1R2 +Z10 DPx17 __model_tech/ieee 12 vital_timing 0 22 OBWK>;kUYmkGi5>lzY