after slot5

[dide_16.git] / bsp4 / Designflow / sim / beh / work / _info

diff --git a/bsp4/Designflow/sim/beh/work/_info b/bsp4/Designflow/sim/beh/work/_info
new file mode 100644 (file)
index 0000000..b398668
--- /dev/null
+++ b/bsp4/Designflow/sim/beh/work/_info
@@ -0,0 +1,235 @@
+m255
+K3
+13
+cModel Technology
+Z0 d/homes/burban/didelu/dide_16/bsp4/Designflow/sim/beh
+T_opt
+V>_<bSg57WCBh^OH>^N2LM2
+Z1 04 12 0 work vga_conf_beh 1
+Z2 =1-0015609ed0a8-4af0563c-ddbab-76f4
+Z3 o-quiet -auto_acc_if_foreign -work work
+Z4 n@_opt
+Z5 OE;O;6.5b;42
+Eboard_driver
+Z6 w1255952276
+Z7 DPx4 work 7 vga_pak 0 22 HkmzP=gd;mD@MOhh4AYKl3
+Z8 DPx4 ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
+Z9 DPx4 ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
+Z10 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
+Z11 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/board_driver_ent.vhd
+Z12 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/board_driver_ent.vhd
+l0
+L36
+Z13 VBVQhR;nY9[R<n2hUAfP^Z2
+Z14 OE;C;6.5b;42
+32
+Z15 o-work work
+Z16 tExplicit 1
+Z17 !s100 ZmKIT`@9Y:8bV1lIMd:O50
+Abehav
+Z18 DEx4 work 12 board_driver 0 22 BVQhR;nY9[R<n2hUAfP^Z2
+R7
+R8
+R9
+R10
+Z19 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/board_driver_arc.vhd
+Z20 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/board_driver_arc.vhd
+l49
+L37
+Z21 VGBN_oSTG]bM6]TXPeRSH52
+R14
+32
+Z22 Mx4 4 ieee 14 std_logic_1164
+Z23 Mx3 4 ieee 18 std_logic_unsigned
+Z24 Mx2 4 ieee 15 std_logic_arith
+Z25 Mx1 4 work 7 vga_pak
+R15
+R16
+Z26 !s100 z`LzgF:SW^5X7Ld12aiE[3
+Evga
+Z27 w1257261048
+R7
+R8
+R9
+R10
+Z28 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_ent.vhd
+Z29 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_ent.vhd
+l0
+L38
+Z30 V;Z82Tkc_=iYE3=^SJM?Z72
+R14
+32
+R15
+R16
+Z31 !s100 CZ;c?ESX2^VBDC6Nda8;Z0
+Abehav
+Z32 DEx4 work 3 vga 0 22 ;Z82Tkc_=iYE3=^SJM?Z72
+R7
+R8
+R9
+R10
+Z33 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_arc.vhd
+Z34 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_arc.vhd
+l109
+L36
+Z35 V^=j1omIkg8OEUbG72d1?23
+R14
+32
+R22
+R23
+R24
+R25
+R15
+R16
+Z36 !s100 >[o9ATEzKLEaUQOnGh0z01
+Cvga_conf_beh
+Z37 abehaviour
+Z38 evga_tb
+R32
+Z39 DAx4 work 6 vga_tb 9 behaviour 22 I3NFZcjIh_=T`0za;J3h^2
+R7
+R8
+R9
+R10
+Z40 DEx4 work 6 vga_tb 0 22 K;WQR0;ZeC2I8`N5aIRdM1
+Z41 w1257261507
+Z42 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_beh_tb.vhd
+Z43 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_beh_tb.vhd
+l0
+L187
+Z44 VeNNJi03>MIdzNk_IKJFBX0
+R14
+32
+R22
+R23
+R24
+R25
+R15
+R16
+Z45 !s100 baoj;WW0d=L:Y@hn2U?=:1
+Evga_control
+R6
+R7
+R8
+R9
+R10
+Z46 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_control_ent.vhd
+Z47 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_control_ent.vhd
+l0
+L37
+Z48 VOiaY^6HGzj]Hj@bZog<<C2
+R14
+32
+R15
+R16
+Z49 !s100 ]^V2KE>B7amzdNkAG;;Ie2
+Abehav
+Z50 w1257263612
+Z51 DEx4 work 11 vga_control 0 22 OiaY^6HGzj]Hj@bZog<<C2
+R7
+R8
+R9
+R10
+Z52 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_control_arc.vhd
+Z53 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_control_arc.vhd
+l54
+L36
+Z54 V@fLS?B6jn22QPJZ0cCfZD2
+R14
+32
+R22
+R23
+R24
+R25
+R15
+R16
+Z55 !s100 jOme[_j?BYK5fJJhD6S781
+Evga_driver
+Z56 w1257260979
+R7
+R8
+R9
+R10
+Z57 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_driver_ent.vhd
+Z58 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_driver_ent.vhd
+l0
+L37
+Z59 VWM]N=KVQa>:4ozHZC=^hX0
+R14
+32
+R15
+R16
+Z60 !s100 Y<?mNHeGL<kb9W4ng:D_62
+Abehav
+Z61 w1257264683
+Z62 DEx4 work 10 vga_driver 0 22 WM]N=KVQa>:4ozHZC=^hX0
+R7
+R8
+R9
+R10
+Z63 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_driver_arc.vhd
+Z64 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_driver_arc.vhd
+l89
+L36
+Z65 Ve;Di?_OoPUgXCMBlVURO<1
+R14
+32
+R22
+R23
+R24
+R25
+R15
+R16
+Z66 !s100 m[>=IM[TaR5C=MnzMT7>c2
+Pvga_pak
+R8
+R9
+R10
+R6
+Z67 8/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_pak.vhd
+Z68 F/homes/burban/didelu/dide_16/bsp4/Designflow/src/vga_pak.vhd
+l0
+L35
+Z69 VHkmzP=gd;mD@MOhh4AYKl3
+R14
+32
+Z70 Mx3 4 ieee 14 std_logic_1164
+Z71 Mx2 4 ieee 18 std_logic_unsigned
+Z72 Mx1 4 ieee 15 std_logic_arith
+R15
+R16
+Z73 !s100 VL:Z2?FJISz9N5>XaK:5k0
+Evga_tb
+R41
+R7
+R8
+R9
+R10
+R42
+R43
+l0
+L37
+Z74 VK;WQR0;ZeC2I8`N5aIRdM1
+R14
+32
+R15
+R16
+Z75 !s100 KBk8Lb76>dJd2ihUfkYfd2
+Abehaviour
+R7
+R8
+R9
+R10
+R40
+l100
+L45
+Z76 VI3NFZcjIh_=T`0za;J3h^2
+R14
+32
+R22
+R23
+R24
+R25
+R15
+R16
+Z77 !s100 gzdc1SL=je=>NSFaLPW;]2