bsp3/Designflow/sim/pre/work/@_opt/vopts7w6rz

   1 m255
   2 K3
   3 13
   4 cModel Technology
   5 Z0 d/homes/burban/didelu/dide_16/bsp3/Designflow/sim/pre
   6 T_opt
   7 Z1 V2U0:J6hC1Tnnbgd;S6@lJ3
   8 Z2 04 12 0 work vga_conf_pre 1
   9 Z3 =1-0015609ed0a8-4ae9ba91-bb307-1314
  10 Z4 o-quiet -auto_acc_if_foreign -work work
  11 Z5 n@_opt
  12 Z6 OE;O;6.5b;42
  13 Evga
  14 Z7 w1256831373
  15 Z8 DPx17 __model_tech/ieee 16 vital_primitives 0 22 E9g6AWKAc2T]enMfl94If3
  16 Z9 DPx20 __model_tech/stratix 17 stratix_atom_pack 0 22 4LU4R]0>3N6GcAdgd1O1R2
  17 Z10 DPx17 __model_tech/ieee 12 vital_timing 0 22 OBWK>;kUYmkG<OChK2lhV1
  18 Z11 DPx20 __model_tech/stratix 18 stratix_components 0 22 ETJi=`V@8?ceQEj0KODmn3
  19 Z12 DPx21 __model_tech/synplify 10 components 0 22 @=LFfPB8UiBPm8Y3jZ0Dj3
  20 Z13 DPx17 __model_tech/ieee 11 numeric_std 0 22 =NSdli^?T5OD8;4F<blj<3
  21 Z14 DPx17 __model_tech/ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
  22 32
  23 Z15 8/homes/burban/didelu/dide_16/bsp3/Designflow/syn/rev_1/vga.vhm
  24 Z16 F/homes/burban/didelu/dide_16/bsp3/Designflow/syn/rev_1/vga.vhm
  25 l0
  26 L3515
  27 Z17 V1IZ]kOHFNGODfLLmIAK4Z0
  28 Z18 OE;C;6.5b;42
  29 Z19 o-work work
  30 Z20 tExplicit 1
  31 Z21 !s100 ?je6GkYAl9C4bRI0=Vnj40
  32 Abeh
  33 Z22 DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/pre/work 11 vga_control 0 22 iM8Slb>8F]WOeH5T<?2Z>3
  34 Z23 DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/pre/work 10 vga_driver 0 22 2[f_E^`<?L^bT>FDC^3Eh2
  35 Z24 DEx20 __model_tech/stratix 10 stratix_io 0 22 8g8W4@DX]PW8dgJFjd5lT1
  36 Z25 DEx20 __model_tech/stratix 13 stratix_lcell 0 22 aWl_l1>i5>lzY<SO57h5o1
  37 R8
  38 R9
  39 R10
  40 R11
  41 R12
  42 R13
  43 R14
  44 Z26 DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/pre/work 3 vga 0 22 1IZ]kOHFNGODfLLmIAK4Z0
  45 32
  46 Z27 Mx8 17 __model_tech/ieee 14 std_logic_1164
  47 Z28 Mx7 17 __model_tech/ieee 11 numeric_std
  48 Z29 Mx6 21 __model_tech/synplify 10 components
  49 Z30 Mx5 20 __model_tech/stratix 18 stratix_components
  50 Z31 Mx4 17 __model_tech/ieee 12 vital_timing
  51 Z32 Mx3 16 __model_tech/std 6 textio
  52 Z33 Mx2 20 __model_tech/stratix 17 stratix_atom_pack
  53 Z34 Mx1 17 __model_tech/ieee 16 vital_primitives
  54 l3789
  55 L3550
  56 Z35 V2cBoj:8QWgn5dfF<=Eh9c1
  57 R18
  58 R19
  59 R20
  60 Z36 !s100 znZmGE;QZ8`Wbn]G4hZg^0
  61 Cvga_conf_pre
  62 R8
  63 R9
  64 R10
  65 R11
  66 R12
  67 R13
  68 R26
  69 DAx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/pre/work 10 vga_pre_tb 9 structure 22 l<iY:0YYNA^;NVLi]z;SV0
  70 Z37 DPx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/pre/work 7 vga_pak 0 22 HGKInm?j6h_E?hCL1=3Rf2
  71 Z38 DPx17 __model_tech/ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
  72 Z39 DPx17 __model_tech/ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
  73 R14
  74 Z40 DEx57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/pre/work 10 vga_pre_tb 0 22 lBieNQVlYd]7:AWzH`k4l2
  75 32
  76 Z41 Mx11 17 __model_tech/ieee 14 std_logic_1164
  77 Z42 Mx10 17 __model_tech/ieee 18 std_logic_unsigned
  78 Z43 Mx9 17 __model_tech/ieee 15 std_logic_arith
  79 Z44 Mx8 57 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/pre/work 7 vga_pak
  80 R28
  81 R29
  82 R30
  83 R31
  84 R32
  85 R33
  86 R34
  87 Z45 astructure
  88 Z46 evga_pre_tb
  89 Z47 w1255952276
  90 Z48 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pre_tb.vhd
  91 Z49 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pre_tb.vhd
  92 l0
  93 L183
  94 Z50 VaNjILBk^@SVk6Z1ONfaFf3
  95 R18
  96 R19
  97 R20
  98 Z51 !s100 [cbZKiGBUbhKkFd>g4kgG0
  99 Evga_control
 100 R7
 101 R8
 102 R9
 103 R10
 104 R11
 105 R12
 106 R13
 107 R14
 108 32
 109 R15
 110 R16
 111 l0
 112 L21
 113 Z52 ViM8Slb>8F]WOeH5T<?2Z>3
 114 R18
 115 R19
 116 R20
 117 Z53 !s100 cARWILLA2jkIezceCfQhO0
 118 Abeh
 119 R25
 120 R8
 121 R9
 122 R10
 123 R11
 124 R12
 125 R13
 126 R14
 127 R22
 128 32
 129 R27
 130 R28
 131 R29
 132 R30
 133 R31
 134 R32
 135 R33
 136 R34
 137 l55
 138 L42
 139 Z54 VbU;JfUJ`P<QoiYU8d=Z`A2
 140 R18
 141 R19
 142 R20
 143 Z55 !s100 Un@URIhiDPMkb3K7nCBA]1
 144 Evga_driver
 145 R7
 146 R8
 147 R9
 148 R10
 149 R11
 150 R12
 151 R13
 152 R14
 153 32
 154 R15
 155 R16
 156 l0
 157 L288
 158 Z56 V2[f_E^`<?L^bT>FDC^3Eh2
 159 R18
 160 R19
 161 R20
 162 Z57 !s100 H`[B7Qa3Tzi2R<9UOVVF`2
 163 Abeh
 164 Z58 DEx20 __model_tech/stratix 22 stratix_lcell_register 0 22 CWH?gQ078^87jkOg?o7Z63
 165 Z59 DEx20 __model_tech/stratix 20 stratix_asynch_lcell 0 22 8j4Kk3oSOGiVF;kHH9H=I1
 166 R25
 167 R8
 168 R9
 169 R10
 170 R11
 171 R12
 172 R13
 173 R14
 174 R23
 175 32
 176 R27
 177 R28
 178 R29
 179 R30
 180 R31
 181 R32
 182 R33
 183 R34
 184 l487
 185 L358
 186 Z60 VQ6GQEDImWUnHG8g>LY9A]1
 187 R18
 188 R19
 189 R20
 190 Z61 !s100 I:B2OkcJZiMG=N]jWY;Ri1
 191 Pvga_pak
 192 R38
 193 R39
 194 R14
 195 32
 196 Z62 Mx3 17 __model_tech/ieee 14 std_logic_1164
 197 Mx2 17 __model_tech/ieee 18 std_logic_unsigned
 198 Z63 Mx1 17 __model_tech/ieee 15 std_logic_arith
 199 Z64 w1256830367
 200 Z65 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pak.vhd
 201 Z66 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pak.vhd
 202 l0
 203 L35
 204 Z67 VHGKInm?j6h_E?hCL1=3Rf2
 205 R18
 206 R19
 207 R20
 208 Z68 !s100 cALhF4me<zNWYz_BWPd?70
 209 Evga_pre_tb
 210 R47
 211 R37
 212 R38
 213 R39
 214 R14
 215 32
 216 R48
 217 R49
 218 l0
 219 L37
 220 Z69 VlBieNQVlYd]7:AWzH`k4l2
 221 R18
 222 R19
 223 R20
 224 Z70 !s100 E`OC=4TKQQZR9AW6:_aWL3
 225 Astructure
 226 R8
 227 R9
 228 R10
 229 R11
 230 R12
 231 R13
 232 R26
 233 R37
 234 R38
 235 R39
 236 R14
 237 R40
 238 32
 239 R41
 240 R42
 241 R43
 242 R44
 243 R28
 244 R29
 245 R30
 246 R31
 247 R32
 248 R33
 249 R34
 250 l97
 251 L45
 252 Z71 Vl<iY:0YYNA^;NVLi]z;SV0
 253 R18
 254 R19
 255 R20
 256 Z72 !s100 ==[?_XkYb5@TcOP8^IKLZ3