4er slot (3. bsp fertig)
[dide_16.git] / bsp3 / Designflow / sim / post / work / @_opt / voptm5rsfd
1 m255
2 K3
3 13
4 cModel Technology
5 Z0 d/homes/burban/didelu/dide_16/bsp3/Designflow/sim/post
6 T_opt
7 Z1 V8Ije^=;1`mIED@`bL=K[S3
8 Z2 04 12 0 work vga_conf_pos 1
9 Z3 =1-0015609ed0a8-4ae9bd00-4dd1-1582
10 Z4 o-quiet -auto_acc_if_foreign -work work -sdftyp /vga_unit=/homes/burban/didelu/dide_16/bsp3/Designflow/ppr/sim/simulation/modelsim/vga_vhd.sdo -suppress 1948
11 Z5 n@_opt
12 Z6 OE;O;6.5b;42
13 Evga
14 Z7 w1256832056
15 Z8 DPx17 __model_tech/ieee 16 vital_primitives 0 22 E9g6AWKAc2T]enMfl94If3
16 Z9 DPx20 __model_tech/stratix 17 stratix_atom_pack 0 22 4LU4R]0>3N6GcAdgd1O1R2
17 Z10 DPx17 __model_tech/ieee 12 vital_timing 0 22 OBWK>;kUYmkG<OChK2lhV1
18 Z11 DPx20 __model_tech/stratix 18 stratix_components 0 22 ETJi=`V@8?ceQEj0KODmn3
19 Z12 DPx17 __model_tech/ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
20 32
21 Z13 8/homes/burban/didelu/dide_16/bsp3/Designflow/ppr/sim/simulation/modelsim/vga.vho
22 Z14 F/homes/burban/didelu/dide_16/bsp3/Designflow/ppr/sim/simulation/modelsim/vga.vho
23 l0
24 L33
25 Z15 VZ_@??US7HFGI]Go`QC`4C0
26 Z16 OE;C;6.5b;42
27 Z17 o-work work
28 Z18 tExplicit 1
29 Z19 !s100 _?h0FkS[oF_DonX5P9=5n2
30 Astructure
31 Z20 DEx20 __model_tech/stratix 13 stratix_lcell 0 22 aWl_l1>i5>lzY<SO57h5o1
32 Z21 DEx20 __model_tech/stratix 10 stratix_io 0 22 8g8W4@DX]PW8dgJFjd5lT1
33 R8
34 R9
35 R10
36 R11
37 R12
38 Z22 DEx58 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/post/work 3 vga 0 22 Z_@??US7HFGI]Go`QC`4C0
39 32
40 Z23 Mx6 17 __model_tech/ieee 14 std_logic_1164
41 Z24 Mx5 20 __model_tech/stratix 18 stratix_components
42 Z25 Mx4 17 __model_tech/ieee 12 vital_timing
43 Z26 Mx3 16 __model_tech/std 6 textio
44 Z27 Mx2 20 __model_tech/stratix 17 stratix_atom_pack
45 Z28 Mx1 17 __model_tech/ieee 16 vital_primitives
46 l284
47 L69
48 Z29 Vc^g?i9kXbBHhY2nO4TiG:2
49 R16
50 R17
51 R18
52 Z30 !s100 ?9hiN17d9]_T@U?GL4P?^2
53 Cvga_conf_pos
54 R8
55 R9
56 R10
57 R11
58 R22
59 DAx58 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/post/work 10 vga_pos_tb 9 structure 22 ^`_7Uh8^<2zMa0b^49EU93
60 Z31 DPx58 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/post/work 7 vga_pak 0 22 HGKInm?j6h_E?hCL1=3Rf2
61 Z32 DPx17 __model_tech/ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
62 Z33 DPx17 __model_tech/ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
63 R12
64 Z34 DEx58 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/post/work 10 vga_pos_tb 0 22 WYVDk8:IlXF:G=gkK18_k0
65 32
66 Z35 Mx9 17 __model_tech/ieee 14 std_logic_1164
67 Z36 Mx8 17 __model_tech/ieee 18 std_logic_unsigned
68 Z37 Mx7 17 __model_tech/ieee 15 std_logic_arith
69 Z38 Mx6 58 /homes/burban/didelu/dide_16/bsp3/Designflow/sim/post/work 7 vga_pak
70 R24
71 R25
72 R26
73 R27
74 R28
75 Z39 astructure
76 Z40 evga_pos_tb
77 Z41 w1255952276
78 Z42 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pos_tb.vhd
79 Z43 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pos_tb.vhd
80 l0
81 L184
82 Z44 V0i2Wgcf;160Sh<_O1]Yd91
83 R16
84 R17
85 R18
86 Z45 !s100 4NHQaAVa8ANQ4Q]4`XON82
87 Pvga_pak
88 R32
89 R33
90 R12
91 32
92 Z46 Mx3 17 __model_tech/ieee 14 std_logic_1164
93 Mx2 17 __model_tech/ieee 18 std_logic_unsigned
94 Z47 Mx1 17 __model_tech/ieee 15 std_logic_arith
95 Z48 w1256830367
96 Z49 8/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pak.vhd
97 Z50 F/homes/burban/didelu/dide_16/bsp3/Designflow/src/vga_pak.vhd
98 l0
99 L35
100 Z51 VHGKInm?j6h_E?hCL1=3Rf2
101 R16
102 R17
103 R18
104 Z52 !s100 cALhF4me<zNWYz_BWPd?70
105 Evga_pos_tb
106 R41
107 R31
108 R32
109 R33
110 R12
111 32
112 R42
113 R43
114 l0
115 L37
116 Z53 VWYVDk8:IlXF:G=gkK18_k0
117 R16
118 R17
119 R18
120 Z54 !s100 ?:YH_R3N79K7J0L`IT49_0
121 Astructure
122 R8
123 R9
124 R10
125 R11
126 R22
127 R31
128 R32
129 R33
130 R12
131 R34
132 32
133 R35
134 R36
135 R37
136 R38
137 R24
138 R25
139 R26
140 R27
141 R28
142 l97
143 L45
144 Z55 V^`_7Uh8^<2zMa0b^49EU93
145 R16
146 R17
147 R18
148 Z56 !s100 1c3moa7IP?JL_A1o8DMA?0