bsp2/Designflow/sim/post/work/_info

   1 m255
   2 K3
   3 13
   4 cModel Technology
   5 Z0 d/homes/burban/didelu/dide_16/bsp2/Designflow/sim/post
   6 T_opt
   7 Z1 Vb_bYkEddIfG5^Q]G^IlDX2
   8 Z2 04 12 0 work vga_conf_pos 1
   9 Z3 =1-0015609ecc30-4ae84603-b3cb8-6ed0
  10 Z4 o-quiet -auto_acc_if_foreign -work work
  11 Z5 n@_opt
  12 Z6 OE;O;6.5b;42
  13 T_opt1
  14 VodUUKE^RkJgfPc_chPak<0
  15 R2
  16 Z7 =1-0015609ecc30-4ae84790-db1bd-6f83
  17 Z8 o-quiet -auto_acc_if_foreign -work work -sdftyp /vga_unit=/homes/burban/didelu/dide_16/bsp2/Designflow/ppr/sim/simulation/modelsim/vga_vhd.sdo -suppress 1948
  18 Z9 n@_opt1
  19 R6
  20 Evga
  21 Z10 w1256735995
  22 Z11 DPx4 ieee 16 vital_primitives 0 22 E9g6AWKAc2T]enMfl94If3
  23 Z12 DPx7 stratix 17 stratix_atom_pack 0 22 4LU4R]0>3N6GcAdgd1O1R2
  24 Z13 DPx4 ieee 12 vital_timing 0 22 OBWK>;kUYmkG<OChK2lhV1
  25 Z14 DPx7 stratix 18 stratix_components 0 22 ETJi=`V@8?ceQEj0KODmn3
  26 Z15 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
  27 Z16 8/homes/burban/didelu/dide_16/bsp2/Designflow/ppr/sim/simulation/modelsim/vga.vho
  28 Z17 F/homes/burban/didelu/dide_16/bsp2/Designflow/ppr/sim/simulation/modelsim/vga.vho
  29 l0
  30 L33
  31 Z18 Va^A3`oj7W2X29O[KC68:E3
  32 Z19 OE;C;6.5b;42
  33 32
  34 Z20 o-work work
  35 Z21 tExplicit 1
  36 Z22 !s100 JmIRf5hghCim]`W8beHGP0
  37 Astructure
  38 R11
  39 R12
  40 R13
  41 R14
  42 R15
  43 Z23 DEx4 work 3 vga 0 22 a^A3`oj7W2X29O[KC68:E3
  44 l339
  45 L71
  46 Z24 Vk7P8U19m0:Dz967C1Akbk0
  47 R19
  48 32
  49 Z25 Mx5 4 ieee 14 std_logic_1164
  50 Z26 Mx4 7 stratix 18 stratix_components
  51 Z27 Mx3 4 ieee 12 vital_timing
  52 Z28 Mx2 7 stratix 17 stratix_atom_pack
  53 Z29 Mx1 4 ieee 16 vital_primitives
  54 R20
  55 R21
  56 Z30 !s100 AMfjh:;COKIUMWYOS[cBn1
  57 Cvga_conf_pos
  58 Z31 astructure
  59 Z32 evga_pos_tb
  60 R11
  61 R12
  62 R13
  63 R14
  64 R23
  65 Z33 DAx4 work 10 vga_pos_tb 9 structure 22 2H0Zl8k[9mYf8bN=NCbeH0
  66 Z34 DPx4 work 7 vga_pak 0 22 HkmzP=gd;mD@MOhh4AYKl3
  67 Z35 DPx4 ieee 15 std_logic_arith 0 22 GJbAT?7@hRQU9IQ702DT]2
  68 Z36 DPx4 ieee 18 std_logic_unsigned 0 22 hEMVMlaNCR^<OOoVNV;m90
  69 R15
  70 Z37 DEx4 work 10 vga_pos_tb 0 22 WYVDk8:IlXF:G=gkK18_k0
  71 Z38 w1255952276
  72 Z39 8/homes/burban/didelu/dide_16/bsp2/Designflow/src/vga_pos_tb.vhd
  73 Z40 F/homes/burban/didelu/dide_16/bsp2/Designflow/src/vga_pos_tb.vhd
  74 l0
  75 L190
  76 Z41 V0i2Wgcf;160Sh<_O1]Yd91
  77 R19
  78 32
  79 Z42 Mx8 4 ieee 14 std_logic_1164
  80 Z43 Mx7 4 ieee 18 std_logic_unsigned
  81 Z44 Mx6 4 ieee 15 std_logic_arith
  82 Z45 Mx5 4 work 7 vga_pak
  83 R26
  84 R27
  85 R28
  86 R29
  87 R20
  88 R21
  89 Z46 !s100 5AFP2EDWmkBg2TkYkScac0
  90 Pvga_pak
  91 R35
  92 R36
  93 R15
  94 R38
  95 Z47 8/homes/burban/didelu/dide_16/bsp2/Designflow/src/vga_pak.vhd
  96 Z48 F/homes/burban/didelu/dide_16/bsp2/Designflow/src/vga_pak.vhd
  97 l0
  98 L35
  99 Z49 VHkmzP=gd;mD@MOhh4AYKl3
 100 R19
 101 32
 102 Z50 Mx3 4 ieee 14 std_logic_1164
 103 Z51 Mx2 4 ieee 18 std_logic_unsigned
 104 Z52 Mx1 4 ieee 15 std_logic_arith
 105 R20
 106 R21
 107 Z53 !s100 VL:Z2?FJISz9N5>XaK:5k0
 108 Evga_pos_tb
 109 R38
 110 R34
 111 R35
 112 R36
 113 R15
 114 R39
 115 R40
 116 l0
 117 L37
 118 Z54 VWYVDk8:IlXF:G=gkK18_k0
 119 R19
 120 32
 121 R20
 122 R21
 123 Z55 !s100 ?:YH_R3N79K7J0L`IT49_0
 124 Astructure
 125 R34
 126 R35
 127 R36
 128 R15
 129 R37
 130 l101
 131 L45
 132 Z56 V2H0Zl8k[9mYf8bN=NCbeH0
 133 R19
 134 32
 135 Z57 Mx4 4 ieee 14 std_logic_1164
 136 Z58 Mx3 4 ieee 18 std_logic_unsigned
 137 Z59 Mx2 4 ieee 15 std_logic_arith
 138 Z60 Mx1 4 work 7 vga_pak
 139 R20
 140 R21
 141 Z61 !s100 T_8dcPYGCmK@^6g;3L5;b0