projects / coreboot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1767086) | patch
RD890 Northbridge: AMD RD890/SR56X0 Northbridge CIMX code
authorKerry Sheh <shekairui@gmail.com>
Tue, 31 Jan 2012 12:39:37 +0000 (20:39 +0800)
committerPatrick Georgi <patrick@georgi-clan.de>
Thu, 2 Feb 2012 12:54:36 +0000 (13:54 +0100)
commit9292d89be84d6abf9257ddb872887d4f53b2a00e
tree9eaa548f1742745f57fc92a12734649fec8db1cdtree | snapshot
parent17670866a0d12839bc2a4c852210ccf11d3cb4b2commit | diff
RD890 Northbridge: AMD RD890/SR56X0 Northbridge CIMX code

Change-Id: If9908ffeb5b707a660db38dc44f5118347cbcc06
Signed-off-by: Kerry Sheh <kerry.she@amd.com>
Signed-off-by: Kerry Sheh <shekairui@gmail.com>
Reviewed-on: http://review.coreboot.org/557
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
66 files changed:
src/vendorcode/amd/cimx/Makefile.inc diff | blob | history
src/vendorcode/amd/cimx/rd890/HotplugFirmware.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/Makefile.inc [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdAcpiIvrs.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdAcpiIvrs.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdAcpiLib.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdAcpiLib.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdAcpiMadt.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdAcpiMadt.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdDebugOutLib.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdDebugOutLib.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdSbLib.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/amdSbLib.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbDef.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbDispatcher.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbEventLog.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbEventLog.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbHtInit.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbHtInit.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbHtInterface.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbInit.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbInit.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbInitializer.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbInitializer.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbInterface.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbIoApic.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbIoApic.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbIommu.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbIommu.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbLib.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbLib.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbMaskedMemoryInit.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbMaskedMemoryInit.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbMaskedMemoryInit32.S [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbMiscInit.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbMiscInit.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbModuleInfo.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcie.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieAspm.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieAspm.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieCplBuffers.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieCplBuffers.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieEarlyHwLib.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieHotplug.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieHotplug.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieInitEarly.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieInitLate.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieLateHwLib.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieLib.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieLinkWidth.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieLinkWidth.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPciePllControl.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPciePllControl.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPciePortRemap.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPciePortRemap.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieRecovery.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieSb.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieSb.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieWorkarounds.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPcieWorkarounds.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbPowerOnReset.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbRecovery.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbRecovery.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbRecoveryInitializer.c [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbRegisters.h [new file with mode: 0644] blob
src/vendorcode/amd/cimx/rd890/nbType.h [new file with mode: 0644] blob
my coreboot WIP stuff (asus m5a99x-evo board)