projects / coreboot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fd460e6) | patch
Port persimmon r6584 and r6601 to e350m1: SPI prefetch early
authorMarshall Buschman <mbuschman@lucidmachines.com>
Sat, 4 Jun 2011 15:45:12 +0000 (15:45 +0000)
committerPeter Stuge <peter@stuge.se>
Sat, 4 Jun 2011 15:45:12 +0000 (15:45 +0000)
commit552ad9f75ed6b72decdfa8768ed2e9753eb5b7fa
tree081df08613c200a19134681b0c78891d47ae897dtree | snapshot
parentfd460e620e8ea945548121d860e032cca9d452bfcommit | diff
Port persimmon r6584 and r6601 to e350m1: SPI prefetch early

Enable SPI cacheline prefetch early to reduce boot time.

Signed-off-by: Marshall Buschman <mbuschman@lucidmachines.com>
Acked-by: Peter Stuge <peter@stuge.se>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6627 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
src/mainboard/asrock/e350m1/romstage.c diff | blob | history
my coreboot WIP stuff (asus m5a99x-evo board)