projects / coreboot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6d64ade) | patch
i5000: halt second BSP
authorSven Schnelle <svens@stackframe.org>
Thu, 9 Feb 2012 20:05:20 +0000 (21:05 +0100)
committerSven Schnelle <svens@stackframe.org>
Fri, 10 Feb 2012 09:28:18 +0000 (10:28 +0100)
commit332a7e91c71697b9eb07a7974c1c248bf97e30cd
treed2e91af8902fefa5eea4badd1652ca95da77b9ectree | snapshot
parent6d64adeaa680ea9fde3140e1d3a47d9b9270d3f8commit | diff
i5000: halt second BSP

If both FSBs on i5000 are equipped with CPU packages, one CPU
from each package is elected as BSP. To prevent races between
both BSPs, hlt the second BSP.

Change-Id: I6bfcb17d34e9f028280acff1694309e37307ec21
Signed-off-by: Sven Schnelle <svens@stackframe.org>
Reviewed-on: http://review.coreboot.org/615
Tested-by: build bot (Jenkins)
src/northbridge/intel/i5000/Makefile.inc diff | blob | history
src/northbridge/intel/i5000/halt_second_bsp.S [new file with mode: 0644] blob
my coreboot WIP stuff (asus m5a99x-evo board)