projects / coreboot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 23cd49a) | patch
Setting an integrated southbridge device (like SATA or USB2.0) to
authorEd Swierk <eswierk@arastra.com>
Tue, 1 Apr 2008 17:14:57 +0000 (17:14 +0000)
committerEd Swierk <eswierk@arastra.com>
Tue, 1 Apr 2008 17:14:57 +0000 (17:14 +0000)
commit2b85b6311f1b7497da3484dc9369e80c9140ae5c
tree16fe3ff636026bf86c40c4ba32a85fc9a579398ftree | snapshot
parent23cd49ab807d7d3ce496740000ad588eb5a0a16acommit | diff
Setting an integrated southbridge device (like SATA or USB2.0) to
"off" in Config.lb should cause the PCI device not to respond to
configuration requests.

Replace the existing code that I naively copied from esb6300 with
something that actually works on the 3100.

Signed-off-by: Ed Swierk <eswierk@arastra.com>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3209 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
src/southbridge/intel/i3100/i3100.c diff | blob | history
src/southbridge/intel/i3100/i3100_sata.c diff | blob | history
my coreboot WIP stuff (asus m5a99x-evo board)