projects
/
calu.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
progs: <name>.sim target hinzugefuegt
[calu.git]
/
progs
/
dt_inc.s
diff --git
a/progs/dt_inc.s
b/progs/dt_inc.s
index 39b8c31923fd901765a411d721951faf74683d63..adedc502b23d832f555c7b090a5354894c8adee9 100644
(file)
--- a/
progs/dt_inc.s
+++ b/
progs/dt_inc.s
@@
-23,21
+23,28
@@
int2hex:
.define UART_RECV_NEW, 0x2
u_recv_byte:
.define UART_RECV_NEW, 0x2
u_recv_byte:
+#ifndef DTSIM
ldw r3, UART_STATUS(r10)
andx r3, UART_RECV_NEW
brzs+ u_recv_byte; branch if zero
xor r0, r0, r0
ldw r0, UART_RECV(r10)
ldw r3, UART_STATUS(r10)
andx r3, UART_RECV_NEW
brzs+ u_recv_byte; branch if zero
xor r0, r0, r0
ldw r0, UART_RECV(r10)
+#else
+ ldis r0, 0x41 ; 'A'
+#endif
ret
u_send_byte:
ret
u_send_byte:
+#ifndef DTSIM
ldw r9, UART_STATUS(r10)
andx r9, UART_TRANS_EMPTY
brnz+ u_send_byte ; branch if not zero
stb r1, UART_TRANS(r10)
ldw r9, UART_STATUS(r10)
andx r9, UART_TRANS_EMPTY
brnz+ u_send_byte ; branch if not zero
stb r1, UART_TRANS(r10)
+#endif
ret
u_send_uint:
ret
u_send_uint:
+#ifndef DTSIM
addi r8, r1, 0
;usb_sendbuffersafe ("0x", 2);
xor r1, r1, r1
addi r8, r1, 0
;usb_sendbuffersafe ("0x", 2);
xor r1, r1, r1
@@
-65,8
+72,12
@@
u_send_uint_loop:
lls r8, r8, 4
addi r7, r7, 1
br u_send_uint_loop
lls r8, r8, 4
addi r7, r7, 1
br u_send_uint_loop
+#else
+ ret
+#endif
u_send_string:
u_send_string:
+#ifndef DTSIM
; r1 = addr
; r2 = len
addi r3, r1, 0
; r1 = addr
; r2 = len
addi r3, r1, 0
@@
-78,17
+89,24
@@
u_send_string_int:
addis r2, r2, 0-1
addi r3, r3, 1
br u_send_string_int
addis r2, r2, 0-1
addi r3, r3, 1
br u_send_string_int
+#else
+ ret
+#endif
u_send_newline:
u_send_newline:
+#ifndef DTSIM
xor r1, r1, r1
ldi r1, 0x0a
call u_send_byte
ldi r1, 0x0d
call u_send_byte
xor r1, r1, r1
ldi r1, 0x0a
call u_send_byte
ldi r1, 0x0d
call u_send_byte
+#endif
ret
u_init:
ret
u_init:
+#ifndef DTSIM
xor r10, r10, r10
ldi r10, UART_BASE@lo
ldih r10, UART_BASE@hi
xor r10, r10, r10
ldi r10, UART_BASE@lo
ldih r10, UART_BASE@hi
+#endif
ret
ret