Move "select CACHE_AS_RAM" lines from boards into CPU socket.
[coreboot.git] / util / options /
drwxr-xr-x   ..
-rw-r--r-- 19361 build_opt_tbl.c