Add support for memory mapped UARTs to coreboot and add the OXPCIe952 as an
[coreboot.git] / src / southbridge /
drwxr-xr-x   ..
-rw-r--r-- 291 Kconfig
-rw-r--r-- 147 Makefile.inc
drwxr-xr-x - amd
drwxr-xr-x - broadcom
drwxr-xr-x - intel
drwxr-xr-x - nvidia
drwxr-xr-x - ricoh
drwxr-xr-x - sis
drwxr-xr-x - ti
drwxr-xr-x - via