projects
/
coreboot.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
The UART2 on the AMD cs5536 is incorrectly configured in two places.
2009-11-26
Nathan Williams
Add the following GeodeLX memory controller MSRs
Signed-off-by:
Nathan Williams
<nathan@traverse.com.au>
Acked-by:
Nathan Williams
<nathan@traverse.com.au>
commit
|
commitdiff
|
tree