projects
/
coreboot.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Please bear with me - another rename checkin. This qualifies as trivial, no
[coreboot.git]
/
src
/
northbridge
/
intel
/
i440bx
/
raminit.c
2008-01-18
Stefan Reinauer
Please bear with me - another rename checkin. This...
blob
|
commitdiff
|
raw
2007-10-27
Uwe Hermann
Drop duplicated and unneeded #defines from some northbr...
blob
|
commitdiff
|
raw
|
diff to current
2007-06-07
Uwe Hermann
Minor tweaks in the 440BX RAM init code (trivial).
blob
|
commitdiff
|
raw
|
diff to current
2007-05-28
Uwe Hermann
Lower the RAM init delays we use on the Intel 440BX.
blob
|
commitdiff
|
raw
|
diff to current
2007-05-27
Uwe Hermann
Various 440BX and Tyan S1846 related minor changes...
blob
|
commitdiff
|
raw
|
diff to current
2007-05-04
Uwe Hermann
Cosmetics (trivial).
blob
|
commitdiff
|
raw
|
diff to current
2007-04-30
Uwe Hermann
Fix typo: s/PRINT_DEBUG_/PRINT_DEBUG/ (trivial).
blob
|
commitdiff
|
raw
|
diff to current
2007-04-01
Uwe Hermann
Initial Intel 440BX RAM initialization framework.
blob
|
commitdiff
|
raw
|
diff to current
2006-07-24
Richard Smith
add framework for i440bx chipset
blob
|
commitdiff
|
raw
|
diff to current
projects / coreboot.git / history