projects
/
coreboot.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
cpu/intel/slot_1: Init L2 cache on SECC(2) CPUs.
[coreboot.git]
/
src
/
cpu
/
intel
/
model_65x
/
microcode-410-MU16522d.h
2010-10-18
Stefan Reinauer
update intel microcode files.
blob
|
commitdiff
|
raw
projects / coreboot.git / history