fibonacci tested rc1, 107 cycles, 1k2le, 57MHz
[calu.git] / 3b_sim / SReadline /
2010-10-31 Martin Pernerdisasm/sim: changed interface, added readline to sim