projects / coreboot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 50b0b87) | patch
New irq table, and a correct setting for
authorRonald G. Minnich <rminnich@gmail.com>
Tue, 8 May 2007 16:04:36 +0000 (16:04 +0000)
committerRonald G. Minnich <rminnich@gmail.com>
Tue, 8 May 2007 16:04:36 +0000 (16:04 +0000)
commit6b83e46f3bb3434600c26fdfab3b802028d431a3
tree0b3dc97323a3329418f16ae811c577b8f99b0bfatree | snapshot
parent50b0b8702cf389778f644a12857102b4683dcffecommit | diff
New irq table, and a correct setting for
the 5c register in the southbridge so that interrupts are routed
correctly.
With this patch, ethernet works quite well.
Signed-off-by: Ronald G. Minnich <rminnich@gmail.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2640 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
src/mainboard/digitallogic/msm800sev/irq_tables.c diff | blob | history
my coreboot WIP stuff (asus m5a99x-evo board)