s3e: fix build break

[calu.git] / dt / dt.qsf

diff --git a/dt/dt.qsf b/dt/dt.qsf
index 289cb313f4b154ed6096fde97d422a557e58bb41..813526896b46f3fa9a18f8716c846e514204f78b 100644 (file)
--- a/dt/dt.qsf
+++ b/dt/dt.qsf
@@ -55,7 +55,6 @@ set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
 set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
 set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
 set_location_assignment PIN_178 -to bus_tx
-set_location_assignment PIN_152 -to sys_clk
 set_location_assignment PIN_153 -to bus_rx
 set_location_assignment PIN_166 -to led2
 set_location_assignment PIN_42 -to sys_res
@@ -82,7 +81,6 @@ set_global_assignment -name FMAX_REQUIREMENT "50 MHz"
 
 
 
-set_global_assignment -name VHDL_FILE ../cpu/src/core_top_c2de1.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/r_w_ram_be_b.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/r_w_ram_be.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/rom.vhd
@@ -102,7 +100,6 @@ set_global_assignment -name VHDL_FILE ../cpu/src/r_w_ram_b.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/r_w_ram.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/r2_w_ram_b.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/r2_w_ram.vhd
-set_global_assignment -name VHDL_FILE ../cpu/src/pipeline_tb.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/mem_pkg.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/fetch_stage_b.vhd
 set_global_assignment -name VHDL_FILE ../cpu/src/fetch_stage.vhd
@@ -142,4 +139,7 @@ set_location_assignment PIN_41 -to soft_res
 set_global_assignment -name MISC_FILE /homes/c0725782/calu/dt/dt.dpf
 
 
+set_global_assignment -name VHDL_FILE pll/pll.vhd
+set_location_assignment PIN_152 -to sys_clk_in
+
 set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
\ No newline at end of file