2 * This file is part of msrtool.
4 * Copyright (c) 2009 Marc Jones <marcj303@gmail.com>
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
22 int k8_probe(const struct targetdef *target) {
23 struct cpuid_t *id = cpuid();
24 return 0xF == id->family;
28 * AMD BKDG Publication # 32559 Revision: 3.08 Issue Date: July 2007
30 const struct msrdef k8_msrs[] = {
31 { 0xC0000080, MSRTYPE_RDWR, MSR2(0, 0), "EFER Register", "Extended Feature Enable Register", {
34 { 14, 1, "FFXSR:", "Fast FXSAVE/FRSTOR Enable", PRESENT_DEC, {
35 { MSR1(0), "FXSAVE/FRSTOR disabled" },
36 { MSR1(1), "FXSAVE/FRSTOR enabled" },
39 { 13, 1, "LMSLE:", "Long Mode Segment Limit Enable", PRESENT_DEC, {
40 { MSR1(0), "Long mode segment limit check disabled" },
41 { MSR1(1), "Long mode segment limit check enabled" },
44 { 12, 1, "SVME:", "SVM Enable", PRESENT_DEC, {
45 { MSR1(0), "SVM features disabled" },
46 { MSR1(1), "SVM features enabled" },
49 { 11, 1, "NXE:", "No-Execute Page Enable", PRESENT_DEC, {
50 { MSR1(0), "NXE features disabled" },
51 { MSR1(1), "NXE features enabled" },
54 { 10, 1, "LMA:", "Long Mode Active", PRESENT_DEC, {
55 { MSR1(0), "Long Mode feature not active" },
56 { MSR1(1), "Long Mode feature active" },
60 { 8, 1, "LME:", "Long Mode Enable", PRESENT_DEC, {
61 { MSR1(0), "Long Mode feature disabled" },
62 { MSR1(1), "Long Mode feature enabled" },
66 { 0, 1, "SYSCALL:", "System Call Extension Enable", PRESENT_DEC, {
67 { MSR1(0), "System Call feature disabled" },
68 { MSR1(1), "System Call feature enabled" },
74 { 0xC0010010, MSRTYPE_RDWR, MSR2(0, 0), "SYSCFG Register", "This register controls the system configuration", {
77 { 22, 1, "Tom2ForceMemTypeWB:", "Top of Memory 2 Memory Type Write Back", PRESENT_DEC, {
78 { MSR1(0), "Tom2ForceMemTypeWB disabled" },
79 { MSR1(1), "Tom2ForceMemTypeWB enabled" },
82 { 21, 1, "MtrrTom2En:", "Top of Memory Address Register 2 Enable", PRESENT_DEC, {
83 { MSR1(0), "MtrrTom2En disabled" },
84 { MSR1(1), "MtrrTom2En enabled" },
87 { 20, 1, "MtrrVarDramEn:", "Top of Memory Address Register and I/O Range Register Enable", PRESENT_DEC, {
88 { MSR1(0), "MtrrVarDramEn disabled" },
89 { MSR1(1), "MtrrVarDramEn enabled" },
92 { 19, 1, "MtrrFixDramModEn:", "RdDram and WrDram Bits Modification Enable", PRESENT_DEC, {
93 { MSR1(0), "MtrrFixDramModEn disabled" },
94 { MSR1(1), "MtrrFixDramModEn enabled" },
97 { 18, 1, "MtrrFixDramEn:", "Fixed RdDram and WrDram Attributes Enable", PRESENT_DEC, {
98 { MSR1(0), "MtrrFixDramEn disabled" },
99 { MSR1(1), "MtrrFixDramEn enabled" },
102 { 17, 1, "SysUcLockEn:", "System Interface Lock Command Enable", PRESENT_DEC, {
103 { MSR1(0), "SysUcLockEn disabled" },
104 { MSR1(1), "SysUcLockEn enabled" },
107 { 16, 1, "ChxToDirtyDis:", "Change to Dirty Command Disable", PRESENT_DEC, {
108 { MSR1(0), "ChxToDirtyDis disabled" },
109 { MSR1(1), "ChxToDirtyDis enabled" },
113 { 10, 1, "SetDirtyEnO:", "SharedToDirty Command for O->M State Transition Enable", PRESENT_DEC, {
114 { MSR1(0), "SetDirtyEnO disabled" },
115 { MSR1(1), "SetDirtyEnO enabled" },
118 { 9, 1, "SetDirtyEnS:", "SharedToDirty Command for S->M State Transition Enable", PRESENT_DEC, {
119 { MSR1(0), "SetDirtyEnS disabled" },
120 { MSR1(1), "SetDirtyEnS enabled" },
123 { 8, 1, "SetDirtyEnE:", "CleanToDirty Command for E->M State Transition Enable", PRESENT_DEC, {
124 { MSR1(0), "SetDirtyEnE disabled" },
125 { MSR1(1), "SetDirtyEnE enabled" },
128 { 7, 3, "SysVicLimit:", "Outstanding Victim Bus Command Limit", PRESENT_HEX, {
131 { 4, 5, "SysAckLimit:", "Outstanding Bus Command Limit", PRESENT_HEX, {
137 { 0xC0010015, MSRTYPE_RDWR, MSR2(0, 0), "HWCR Register", "This register controls the hardware configuration", {
138 { 63, 32, RESERVED },
140 { 29, 6, "START_FID:", "Status of the startup FID", PRESENT_HEX, {
144 { 18, 1, "MCi_STATUS_WREN:", "MCi Status Write Enable", PRESENT_DEC, {
145 { MSR1(0), "MCi_STATUS_WREN disabled" },
146 { MSR1(1), "MCi_STATUS_WREN enabled" },
149 { 17, 1, "WRAP32DIS:", "32-bit Address Wrap Disable", PRESENT_DEC, {
150 { MSR1(0), "WRAP32DIS clear" },
151 { MSR1(1), "WRAP32DIS set" },
155 { 15, 1, "SSEDIS:", "SSE Instructions Disable", PRESENT_DEC, {
156 { MSR1(0), "SSEDIS clear" },
157 { MSR1(1), "SSEDIS set" },
160 { 14, 1, "RSMSPCYCDIS:", "Special Bus Cycle On RSM Disable", PRESENT_DEC, {
161 { MSR1(0), "RSMSPCYCDIS clear" },
162 { MSR1(1), "RSMSPCYCDIS set" },
165 { 13, 1, "SMISPCYCDIS:", "Special Bus Cycle On SMI Disable", PRESENT_DEC, {
166 { MSR1(0), "SMISPCYCDIS clear" },
167 { MSR1(1), "SMISPCYCDIS set" },
170 { 12, 1, "HLTXSPCYCEN:", "Enable Special Bus Cycle On Exit From HLT", PRESENT_DEC, {
171 { MSR1(0), "HLTXSPCYCEN disabled" },
172 { MSR1(1), "HLTXSPCYCEN enabled" },
176 { 8, 1, "IGNNE_EM:", "IGNNE Port Emulation Enable", PRESENT_DEC, {
177 { MSR1(0), "IGNNE_EM disabled" },
178 { MSR1(1), "IGNNE_EM enabled" },
181 { 7, 1, "DISLOCK:", "Disable x86 LOCK prefix functionality", PRESENT_DEC, {
182 { MSR1(0), "DISLOCK clear" },
183 { MSR1(1), "DISLOCK set" },
186 { 6, 1, "FFDIS:", "TLB Flush Filter Disable", PRESENT_DEC, {
187 { MSR1(0), "FFDIS clear" },
188 { MSR1(1), "FFDIS set" },
192 { 4, 1, "INVD_WBINVD:", "INVD to WBINVD Conversion", PRESENT_DEC, {
193 { MSR1(0), "INVD_WBINVD disabled" },
194 { MSR1(1), "INVD_WBINVD enabled" },
197 { 3, 1, "TLBCACHEDIS:", "TLB Cacheable Memory Disable", PRESENT_DEC, {
198 { MSR1(0), "TLBCACHEDIS clear" },
199 { MSR1(1), "TLBCACHEDIS set" },
203 { 1, 1, "SLOWFENCE:", "Slow SFENCE Enable", PRESENT_DEC, {
204 { MSR1(0), "SLOWFENCE disabled" },
205 { MSR1(1), "SLOWFENCE enabled" },
208 { 0, 1, "SMMLOCK:", "SMM Configuration Lock", PRESENT_DEC, {
209 { MSR1(0), "SMMLOCK disabled" },
210 { MSR1(1), "SMMLOCK enabled" },
216 { 0xC001001F, MSRTYPE_RDWR, MSR2(0, 0), "NB_CFG Register", "", {
218 { 54, 1, "InitApicIdCpuIdLo:", "CpuId and NodeId[2:0] bit field positions are swapped in the APICID", PRESENT_DEC, {
219 { MSR1(0), "CpuId and NodeId not swapped" },
220 { MSR1(1), "CpuId and NodeId swapped" },
224 { 45, 1, "DisUsSysMgtRqToNLdt:", "Disable Upstream System Management Rebroadcast", PRESENT_DEC, {
225 { MSR1(0), "Upstream Rebroadcast disabled" },
226 { MSR1(1), "Upstream Rebroadcast enabled" },
230 { 43, 1, "DisThmlPfMonSmiInt:", "Disable Performance Monitor SMI", PRESENT_DEC, {
231 { MSR1(0), "Performance Monitor SMI enabled" },
232 { MSR1(1), "Performance Monitor SMI disabled" },
236 { 36, 1, "DisDatMsk:", "Disables DRAM data masking function", PRESENT_DEC, {
237 { MSR1(0), "DRAM data masking enabled" },
238 { MSR1(1), "DRAM data masking disabled" },
242 { 31, 1, "DisCohLdtCfg:", "Disable Coherent HyperTransport Configuration Accesses", PRESENT_DEC, {
243 { MSR1(0), "Coherent HyperTransport Configuration enabled" },
244 { MSR1(1), "Coherent HyperTransport Configuration disabled" },
247 { 30, 21, RESERVED },
248 { 9, 1, "DisRefUseFreeBuf:", "Disable Display Refresh from Using Free List Buffers", PRESENT_DEC, {
249 { MSR1(0), "Display refresh requests enabled" },
250 { MSR1(1), "Display refresh requests disabled" },
256 { 0xC001001A, MSRTYPE_RDWR, MSR2(0, 0), "TOP_MEM Register", "This register indicates the first byte of I/O above DRAM", {
257 { 63, 24, RESERVED },
258 { 39, 8, "TOM 39-32", "", PRESENT_HEX, {
261 { 31, 9, "TOM 31-23", "", PRESENT_HEX, {
264 { 22, 23, RESERVED },
268 { 0xC001001D, MSRTYPE_RDWR, MSR2(0, 0), "TOP_MEM2 Register", "This register indicates the Top of Memory above 4GB", {
269 { 63, 24, RESERVED },
270 { 39, 8, "TOM2 39-32", "", PRESENT_HEX, {
273 { 31, 9, "TOM2 31-23", "", PRESENT_HEX, {
276 { 22, 23, RESERVED },
280 { 0xC0010016, MSRTYPE_RDWR, MSR2(0, 0), "IORRBase0", "This register holds the base of the variable I/O range", {
281 { 63, 24, RESERVED },
282 { 39, 8, "BASE 27-20", "", PRESENT_HEX, {
285 { 31, 20, "BASE 20-0", "", PRESENT_HEX, {
289 { 5, 1, "RdDram:", "Read from DRAM", PRESENT_DEC, {
290 { MSR1(0), "RdDram disabled" },
291 { MSR1(1), "RdDram enabled" },
294 { 4, 1, "WrDram:", "Write to DRAM", PRESENT_DEC, {
295 { MSR1(0), "WrDram disabled" },
296 { MSR1(1), "WrDram enabled" },
302 { 0xC0010017, MSRTYPE_RDWR, MSR2(0, 0), "IORRMask0", "This register holds the mask of the variable I/O range", {
303 { 63, 24, RESERVED },
304 { 39, 8, "MASK 27-20", "", PRESENT_HEX, {
307 { 31, 20, "MASK 20-0", "", PRESENT_HEX, {
310 { 11, 1, "V:", "Enables variable I/O range registers", PRESENT_DEC, {
311 { MSR1(0), "V I/O range disabled" },
312 { MSR1(1), "V I/O range enabled" },
315 { 10, 11, RESERVED },
319 { 0xC0010018, MSRTYPE_RDWR, MSR2(0, 0), "IORRBase1", "This register holds the base of the variable I/O range", {
320 { 63, 24, RESERVED },
321 { 39, 8, "BASE 27-20", "", PRESENT_HEX, {
324 { 31, 20, "BASE 20-0", "", PRESENT_HEX, {
328 { 5, 1, "RdDram:", "Read from DRAM", PRESENT_DEC, {
329 { MSR1(0), "RdDram disabled" },
330 { MSR1(1), "RdDram enabled" },
333 { 4, 1, "WrDram:", "Write to DRAM", PRESENT_DEC, {
334 { MSR1(0), "WrDram disabled" },
335 { MSR1(1), "WrDram enabled" },
341 { 0xC0010019, MSRTYPE_RDWR, MSR2(0, 0), "IORRMask1", "This register holds the mask of the variable I/O range", {
342 { 63, 24, RESERVED },
343 { 39, 8, "MASK 27-20", "", PRESENT_HEX, {
346 { 31, 20, "MASK 20-0", "", PRESENT_HEX, {
349 { 11, 1, "V:", "Enables variable I/O range registers", PRESENT_DEC, {
350 { MSR1(0), "V I/O range disabled" },
351 { MSR1(1), "V I/O range enabled" },
354 { 10, 11, RESERVED },