7 * Technology Non-SPD Timings for DDR2
9 * @xrefitem bom "File Content Label" "Release Content"
11 * @e sub-project: (Mem/Tech/DDR2)
12 * @e \$Revision: 56279 $ @e \$Date: 2011-07-11 13:11:28 -0600 (Mon, 11 Jul 2011) $
15 /*****************************************************************************
17 * Copyright (C) 2012 Advanced Micro Devices, Inc.
18 * All rights reserved.
20 * Redistribution and use in source and binary forms, with or without
21 * modification, are permitted provided that the following conditions are met:
22 * * Redistributions of source code must retain the above copyright
23 * notice, this list of conditions and the following disclaimer.
24 * * Redistributions in binary form must reproduce the above copyright
25 * notice, this list of conditions and the following disclaimer in the
26 * documentation and/or other materials provided with the distribution.
27 * * Neither the name of Advanced Micro Devices, Inc. nor the names of
28 * its contributors may be used to endorse or promote products derived
29 * from this software without specific prior written permission.
31 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
32 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
33 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
34 * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
35 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
36 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
37 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
38 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
39 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
40 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
42 * ***************************************************************************
47 *----------------------------------------------------------------------------
50 *----------------------------------------------------------------------------
65 #define FILECODE PROC_MEM_TECH_DDR2_MTOT2_FILECODE
66 /*----------------------------------------------------------------------------
67 * DEFINITIONS AND MACROS
69 *----------------------------------------------------------------------------
72 /*----------------------------------------------------------------------------
73 * TYPEDEFS AND STRUCTURES
75 *----------------------------------------------------------------------------
78 /*----------------------------------------------------------------------------
79 * PROTOTYPES OF LOCAL FUNCTIONS
81 *----------------------------------------------------------------------------
84 /*----------------------------------------------------------------------------
87 *----------------------------------------------------------------------------
89 /* -----------------------------------------------------------------------------*/
92 * This function adjusts the Twrwr value for DDR2.
94 * @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
100 IN OUT MEM_TECH_BLOCK *TechPtr
105 DCTPtr = TechPtr->NBPtr->DCTPtr;
107 // For DDR2, 1 clock has encoded value of 0.
108 // Need to transfer clk value to encoded value.
109 if (DCTPtr->Timings.Twrwr >= 1) {
110 DCTPtr->Timings.Twrwr -= 1;
114 /* -----------------------------------------------------------------------------*/
117 * This function adjusts the Twrrd value for DDR2.
119 * @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
125 IN OUT MEM_TECH_BLOCK *TechPtr
130 DCTPtr = TechPtr->NBPtr->DCTPtr;
132 // For DDR2, 1 clock has encoded value of 0.
133 // Need to transfer clk value to encoded value.
134 if (DCTPtr->Timings.Twrrd >= 1) {
135 DCTPtr->Timings.Twrrd -= 1;
139 /* -----------------------------------------------------------------------------*/
142 * This function gets the LD value for DDR2
144 * @param[in,out] *TechPtr - Pointer to the MEM_TECH_BLOCK
146 * @return value of LD
151 IN OUT MEM_TECH_BLOCK *TechPtr
156 // For DDR2, LD is always one clock (For DDR2, Tcwl is always Tcl minus 1).