Configure CIMx to use 33 MHz fast mode for SPD read.

[coreboot.git] / src / northbridge / intel / e7520 / chip.h

struct northbridge_intel_e7520_config
{
        /* Interrupt line connect */
        unsigned int intrline;
};

extern struct chip_operations northbridge_intel_e7520_ops;